Dell PowerEdge M910 Technical Manual

Also see for PowerEdge M910: Manual Command reference guide Owner's manual Update Getting started guide

Dell PowerEdge M910 Technical Manual Manual pdf 24 page image

PowerEdge M910 Technical Guide 244.8GT/s, 5.86GT/s and 6.4GT/s with 11 southbound lanes (nine data, one CRC and one spare) and 14Northbound lanes (12 data, one CRC and one spare).The DDR3 interface supports x4 and x8 single-rank, dual-rank and quad-rank RDIMMs — up to twoRDIMMS per channel. Each DDR3 channel supports a maximum of eight ranks. DDR3 speeds are800MT/s, 978MT/s, 1066MT/s and 1333MT/s. DRAM technology comes in 1Gb and 2Gb sizes. DIMMcapacity is 2GB, 4GB, 8GB, 16GB or 32GB (16GB with QR DIMMS only).Memory RAS supportThe Intel Xeon processor 6500 and 7500 series supports high-availability memory modes includingrank and DIMM sparing as well as memory mirroring. The M910 supports rank sparing only andmirroring as shown in Table 10.Table 10. Sparing and mirroring supportSparing MirroringType Rules enforced 1P 2P 4P Rules enforcedRank The capacity of the sparerank must be greaterthan that of any otherrank on the channelNo support Inter-socket(hemispheremodeenabled)Inter-socket32 DIMM only,Mirrored must matchSparingFor information, see the System Memory section in the Installing Blade Components chapter of theDell PowerEdge Modular Systems Hardware Owner’s Manual on Dell.com/Support/Manuals.MirroringFor mirroring, the M910 will support two-processor/four-processor configurations with 32 DIMMsonly. When mirroring is enabled, only half of the physical memory will be visible to the systemsoftware. A full copy of the memory is maintained, and in the event of an uncorrectable error, thesystem will switch over to the mirrored copy. In two-processor mode, the mirroring will be inter-node with hemisphere mode enabled. In this case, the memory controller (MBox) of CPU1 ismapped to the corresponding MBox of CPU2.For four-processor configurations, the PowerEdge M910 also supports mirroring in the inter-socketmode (intra-socket is not possible in four-processor configurations because each processor hasonly one MBox connected to memory buffers). In this four-processor case, the memory on CPU1 ismirrored with memory on CPU3, while memory on CPU2 is mirrored with memory on CPU4.Supported memory configurationsSee the System Memory section in the Installing System Components chapter in theDell PowerEdgeM910 Systems Hardware Owner's Manual on Dell.com/Support/Manuals.