Dell PowerEdge T310 Technical Manual

Also see for PowerEdge T310: Update Portfolio guide Information update Hardware owner's manual Getting started guide

Contents

Dell PowerEdge T310 Technical Manual Manual pdf 27 page image

DellPowerEdge T310 Technical Guide 278 ChipsetThe Dell™ PowerEdge™ T310 planar incorporates the Intel® 3420 processor series chipset and the Intel3420 or Platform Controller Hub (PCH), a highly integrated I/O controller. A number of high-levelfeatures are supported by the chipset on PowerEdge T310, as detailed in the following sections.8.1 Direct Media InterfaceDirect Media Interface (DMI) is the chip-to-chip connection between the processor and chipset. Thishigh-speed interface integrates advanced priority-based servicing allowing for concurrent traffic andtrue isochronous transfer capabilities. Base functionality is completely software-transparent,permitting current and legacy software to operate normally.8.2 PCI Express 2.0 InterfaceThe Intel 3420 provides up to 8 PCI Express Root Ports, supporting the PCI Express Base Specification,Revision 2.0. Each Root Port supports up to 2.5GT/s for fast access to peripheral devices andnetworking with up to eight PCI Express 2.0 x1 ports, configurable as x2 and x4 depending onmotherboard designs.8.3 SATA InterfaceThe Intel 3420 chipset has two integrated Serial ATA (SATA) host controllers that supportindependent DMA operation on up to six ports, supports data transfer rates of up to 3Gb/s (300MB/s),and offers two modes of operation:• Legacy mode that uses I/O space• Advanced Programmable Interrupt Controller (APIC) mode that uses memory space (softwarethat uses legacy mode will not have AHCI capabilities)8.4 PCI InterfaceThe Intel 3420 PCI interface provides a 33MHz, Revision 2.3 PCI interface implementation. Thechipset integrates a PCI arbiter that supports up to four external PCI bus masters in addition to theinternal Intel 3420 chipset requests. This allows for combinations of up to four PCI down devices andPCI slots.8.5 Low Pin Count InterfaceThe Intel 3420 implements an LPC Interface as described in the LPC 1.1 Specification. The Low PinCount (LPC) bridge function of the Intel 3420 resides in PCI Device 31:Function 0. In addition to theLPC bridge interface function, D31:F0 contains other functional units including DMA, interruptcontrollers, timers, power management, system management, GPIO, and RTC.8.6 Serial Peripheral InterfaceThe Intel 3420 implements a Serial Peripheral Interface (SPI) as an alternative interface for the BIOSflash device. An SPI flash device can be used as a replacement for the FWH, and is required tosupport Gigabit Ethernet, Intel® Active Management Technology, and integrated Intel Quiet SystemTechnology.The Intel 3420 chipset supports up to two SPI flash devices with speed up to 50MHz using two-chipselect pins.8.7 Compatibility ModuleThe DMA controller incorporates the logic of two 82C37 DMA controllers, with seven independentlyprogrammable channels. Channels 0–3 are hardwired to 8-bit, count-by-byte transfers, and channels