Denon PMA-50 Service Manual

Also see for PMA-50: Owner's manual Quick start guide Quick start guide Quick start guide

Contents

SEMICONDUCTORSOnly major semiconductors are shown, general semiconductors etc. are omitted to list.The semiconductor which described a detailed drawing in a schematic diagram are omitted to list.1. IC'sSTM32F103ZG(IC214)Block diagramPinouts and pin descriptions STM32F103xF, STM32F103xG26/120 Doc ID 16554 Rev 3Figure 4. STM32F103xF and STM32F103xG XL-density performance line LQFP144 pinoutVDD_3VSS_3PE1PE0PB9PB8BOOT0PB7PB6PB5PB4PB3PG15VDD_11VSS_11PG14PG13PG12PG11PG10PG9PD7PD6VDD_10VSS_10PD5PD4PD3PD2PD1PD0PC12PC11PC10PA15PA14PE2 V DD_2PE3 V SS_2PE4 NCPE5 PA13PE6 PA12VBAT PA11PC13-TAMPER-RTC PA10PC14-OSC32_IN PA9PC15-OSC32_OUT PA8PF0 PC9PF1 PC8PF2 PC7PF3 PC6PF4 V DD_9PF5 V SS_9VSS_5 PG8VDD_5 PG7PF6 PG6PF7 PG5PF8 PG4PF9 PG3PF10 PG2OSC_IN PD15OSC_OUT PD14NRST VDD_8PC0 V SS_8PC1 PD13PC2 PD12PC3 PD11VSSA PD10VREF- PD9VREF+ PD8VDDA PB15PA0-WKUP PB14PA1 PB13PA2 PB12PA3VSS_4VDD_4PA4PA5PA6PA7PC4PC5PB0PB1PB2PF11PF12VSS_6VDD_6PF13PF14PF15PG0PG1PE7PE8PE9VSS_7VDD_7PE10PE11PE12PE13PE14PE15PB10PB11VSS_1VDD_1144143142141140139138137136135134133132131130129128127126125124123122121109123456789101112131415161718192021222324251081071061051041031021011009998979695949392919089888786858437383940414243444546474849505152535455565758596072LQFP144120119118117116115114113112111110616263646566676869707126272829303132333435368382818079787776757473ai14667Description STM32F103xF, STM32F103xG12/120 Doc ID 16554 Rev 3Figure 1. STM32F103xF and STM32F103xG performance line block diagram1. T A = –40 °C to +85 °C (suffix 6, see Table 73) or –40 °C to +105 °C (suffix 7, see Table 73), junction temperature up to105 °C or 125 °C, respectively.2. AF = alternate function on I/O port pin.PA[15:0]EXT.ITWWDGNVIC12bit ADC18 ADINs commonJTDIJTCK/SWCLKJTMS/SWDATNJTRSTJTDO=2 t o 3.6V112 AFAHB2MOSI/SD,MISO,WKUPF max : 48/72 MHzVSSSCL,SDA,SMBAI2C2GP DMA1XTAL OSC4-16 MHzXTAL 32 kHzAPB1 : Fmax=24 / 36 MHzHCLKPCLK1as AFFlash1 512 KBVOLT. REG.3.3V TO 1.8VPOWERBackup interfaceas AFBus matrix64 bitRTCRC HSCortex-M3 CPUIb u sDbusoblSRAM 512BUSART1USART2SPI2/I2S2bxCAN device7 channelsBackupreg4 channelsTIM14 compl.SCL,SDA,SMBAI2C1as AFRX,TX, CTS, RTS,USART3Temp sensor4 Ch, ETR as AFFCLKRC LSStandbyIWDG@VSWPOR / PDRSUPPLY@VDDAVBAT=1.8V to 3.6VCK as AFRX,TX, CTS, RTS,CK as AFRX,TX, CTS, RTS,CK as AFAPB2 : Fmax=48 / 72 MHzNVICSPI1MOSI,MISO,SCK,NSS as AF12bit ADC2IFIFinterfaceSUPERVISIONPVDResetIntAWUPORTAMPER-RTCSystemSCK/CK,NSS/WS,UART4RX,TX as AFUART5RX,TX as AFReset &clockcontrollerPCLK2PLL12bit DAC1IFIFIF12bit DAC2DAC1_OUT as AFDAC2_OUT as AFto the 3 ADCs8 ADINs commonto the ADC1 & 2GP DMA25 channels(ALARM OUT)MCLK as AFMOSI/SD,MISO,SCK/CK,NSS/WS,MCLK as AFSWJTAGTPIU ETMTrace/TrigTRACECLKTRACED[0:3]as AFUSBDM/CAN_RXUSBDP/CAN_TXSDIOFSMCPCLK3SRAM96 Kbyte64 bit12bit ADC3 IF5 ADINs on ADC344 compl.BKIN, ETR input as AFPB[15:0]PC[15:0]PD[15:0]PE[15:0]PF[15:0]PG[15:0]MPU2 as AF1 as AF1 as AF4 Ch, ETR as AF4 Ch, ETR as AF4 Ch, ETR as AFD[7:0], CMDCK as AFFlash2 512 KBA[25:0]D[15:0]CLKNOENWENE[3:0]NBL[1:0]NWAITNLas AFchannelschannelschannelschannelschannelchannelTIM8TIM9TIM10TIM11VREF+VREF–TIM6TIM7TIM2TIM3TIM4TIM5TIM12TIM13TIM14OSC_INOSC_OUTOSC32_INOSC32_OUTVDD@VDDNRSTVDDAVSSAVDD@VDD@VDDA@VDDAFlashinterfaceFlashinterfaceobl2 channels as AF1 channel as AF1 channel as AFai17352@VDDAGPIO port AGPIO port BGPIO port CGPIO port DGPIO port EGPIO port FGPIO port GAPB3 APB2 APB1BKIN, ETR input as AFUSB 2.0 FS deviceSPI3/I2S363