DM9000ISA to Ethernet MAC Controller with Integrated 10/100 PHYFinal 3Version: DM9000-DS-F02June 26, 20029. Functional Description ........................................319.1 Host Interface....................................................319.2 Direct Memory Access Control .........................319.3 Packet Transmission.........................................319.4 Packet Reception..............................................319.5 100Base-TX Operation .....................................329.5.1 4B5B Encoder................................................329.5.2 Scrambler.......................................................329.5.3 Parallel to Serial Converter ............................329.5.4 NRZ to NRZI Encoder....................................329.5.5 MLT-3 Converter............................................329.5.6 MLT-3 Driver ..................................................329.5.7 4B5B Code Group..........................................339.6 100Base-TX Receiver.......................................349.6.1 Signal Detect..................................................349.6.2 Adaptive Equalization ....................................349.6.3 MLT-3 to NRZI Decoder.................................349.6.4 Clock Recovery Module .................................349.6.5 NRZI to NRZ ..................................................349.6.6 Serial to Parallel.............................................349.6.7 Descrambler...................................................349.6.8 Code Group Alignment ..................................359.6.9 4B5B Decoder................................................359.7 10Base-T Operation..........................................359.8 Collision Detection ............................................359.9 Carrier Sense....................................................359.10 Auto-Negotiation .............................................359.11 Power Reduced Mode ....................................369.11.1 Power Down Mode.......................................369.11.2 Reduced Transmit Power Mode ..................3610. DC and AC Electrical Characteristics ...............3710.1 Absolute Maximum Rating (25∘C) ................3710.2 Operating Conditions ......................................3710.3 DC Electrical Characteristics ..........................3810.4 AC Electrical Characteristics & TimingWaveforms.......................................................3910.4.1 TP Interface .................................................3910.4.2 Oscillator/ Crystal Timing.............................3910.4.3 Processor Register Read Timing.................3910.4.4 Processor Register Write Timing .................4010.4.5 External MII Interface Transmit Timing........4110.4.6 External MII Interface Receive Timing.........4110.4.7 MII Management Interface Timing ...............4210.4.8 EEPROM Interface Timing ..........................4211. Application Notes ..............................................4311.1 Network Interface Signal Routing ...................4311.2 10Base-T/100Base-TX Application Figure 11-1.........................................................................4311.3 10Base-T/100Base-TX (Power ReductionApplication) Figure 11-2................................4411.4 Power Decoupling Capacitors Figure 11-3 .....4511.5 Ground Plane Layout Figure 11-4 ..................4611.6 Power Plane Partitioning Figure 11-5 .............4711.7 Magnetics Selection Guide .............................4811.8 Crystal Selection Guide Figure 11-6...............4811.9 Application of reverse MII Figure 11-7............4912. Package Information .........................................5012.1 LQFP 100L Outline Dimensions .....................5013. Appendix ...........................................................5114. Order Information..............................................53