Dell External OEMR R810 Technical Manual

Also see for PowerEdge R810: Manual Owner's manual Update Information update Portfolio guide

Contents

Dell External OEMR R810 Technical Manual Manual pdf 26 page image

DellDell PowerEdge R810 Technical Guide 256 5BProcessors6.1 50BOverviewThe Intel Xeon processor 6500 and 7500 series 4S (Expandable Processor) is the microprocessordesigned specifically for servers and workstation applications. The processor features quad-coreprocessing to maximize performance and performance/watt for data center infrastructures andhighly dense deployments. The Intel Xeon processor 6500 and 7500 series also features Intel® Core™micro-architecture and Intel® 64 architecture for flexibility in 64-bit and 32-bit applications andoperating systems. The Intel Xeon processor 6500 and 7500 series supports all Streaming SIMDExtensions (including SSE2, SSE3, and SSE4) and Intel 64 instruction.The Intel Xeon processor 6500 and 7500 series 4S (Expandable Processor) uses a 1567-pins Land GridArray (LGA1567) package that plugs into a surface-mount socket. The R810 provides support for twoor four processors.Table 6. Processor Cache Sizes (Package LGA1567)Cache SizeL1 cache size 32 KB instruction(32 KB data)L2 cache size 1.5MB or 2MBL3 cache size 12MB, 18MB or 24MB (shared)6.2 51BFeaturesKey features of the Intel Xeon processor 6500 and 7500 series include:• Up to eight cores per socket• Up to 24MB shared L3 cache• 45nm process technology• Four full‐width, bidirectional point‐to‐point Intel® QuickPath Interconnect (Intel® QPI)links at 6.4 GT/s• Support for 95W, 105W, and 130W processors• Four Intel® Scalable Memory Interconnects (Intel® SMI) at 6.4 GT/s• Socket—LS, LGA 1567 package• No termination required for non‐populated CPUs (must populate CPU socket 1 first)• Integrated Intel® QuickPath DDR3 memory controller• 64‐byte cache line size• RISC/CISC hybrid architecture• Compatible with existing x86 code base• Optimized for 32‐bit code• MMX support• Execute Disable Bit• Intel® Wide Dynamic Execution• Executes up to four instructions per clock cycle• Simultaneous Multi‐Threading (SMT) capability (2 threads/core)• Support for CPU Turbo Mode (on certain SKUs)