Dell PowerEdge M910 Technical Manual

Also see for PowerEdge M910: Manual Command reference guide Owner's manual Update Getting started guide

Dell PowerEdge M910 Technical Manual Manual pdf 10 page image

DellPowerEdge M910 Technical Guide 102 Key Technologies2.1 OverviewThe Dell™ PowerEdge™ M910 implements a number of new technologies: Intel® Xeon® E7-2800, E7-4800, and E7-8800 product family Intel 7510 ChipsetThe PowerEdge M910 also implements the following key technologies: FlexMem Bridge IO Hub (IOH) with Intel QuickPath Architecture DDR3 memory PCI Express® Generation 2 Optional Redundant SD media for embedded hypervisor Integrated Dell Remote Access Controller 6 (iDRAC6) Express2.2 Detailed Information2.2.1 Intel 7510 ChipsetThe 7510 chipset is designed to support Intel Xeon processor E7-2800, E7-4800, and E7-8800 productfamilies, Intel Xeon processor 6500 and 7500 series 4S family, Intel QuickPath Interconnect (QPI),DDR3 memory technology, and PCI Express Generation 2 (PCIe Gen2).2.2.2 Intel Xeon Processor E7 FamilyKey features of the Intel Xeon processor E7-2800, E7-4800, and E7-8800 product families include: Up to ten cores per processor Up to 30 MB shared L3 cache 32 nm process technology Intel Trusted Execution Technology (TXT) and AESNI (AES New Instructions) RAS DDDC (Double Device Data Correct) Intel HyperThreading (2 threads/core)Key features of the Intel Xeon processor 6500 and 7500 series include: Up to eight cores per processor Four full-width, bidirectional point-to-point Intel QuickPath Interconnect (QPI) links at6.4 GT/s Four Intel Scalable Memory Interconnects (SMI) at 6.4 GT/s Socket: LS, LGA 1567 package No termination required for non-populated processors (must populate processor socket 1 first) 64-byte cache line size RISC/CISC hybrid architecture Compatible with existing x86 code base Optimized for 32-bit code Intel MMX™ support Execute Disable Bit Intel Wide Dynamic Execution (Executes up to four instructions per clock cycle) Simultaneous Multi-Threading (SMT) capability (2 threads/core)