30CHAPTER 3 CPU ARCHITECTUREFigure 3-4. Data Memory Addressing (μPD78081)General Registers32 × 8 bitsInternal ROM8192 × 8 bitsUnusableInternal High-speed RAM256 × 8 bitsSpecial FunctionRegisters (SFRs)256 × 8 bits SFR AddressingRegister Addressing Short DirectAddressingDirect AddressingRegister IndirectAddressingBased AddressingBased IndexedAddressingF F 2 0 HFF1FHF F 0 0 HFEFFHFEE0HFEDFHFE20HFE1FHFE00HFDFFH2 0 0 0 H1FFFHFFFFH0 0 0 0 H