GNDGNDGNDGNDGNDGNDGNDTDD-MM.............4-14-2009_15:30...........DD-MMDD-MMDD-MM................................................DD-MM-YY......TELEPHONEADDRESS2ADDRESS3ADDRESS1ON:BY:CHECKEDDRAWNDESIGNATIONDATE DESCRIPTION Last modifNAMEIndex-LabSBU :ON:BY: OF :PAGE:A123THIS DRAWING CANNOT BE COMMUNICATED TO UNAUTHORIZED PERSONS COPIED UNLES S PERMITTED IN WRITING45678FEDCBA8 7 6 5 4 3 2 1FEDCBFORMAT DIN A3Last saved :TCLNO: TCLTTTTTTT TTRX2+GND1RX2-RX1+GND2RX1-RX0+GND3RX0-RXC+GND4RXC-NC1NC2DDCCLKDDCDAGND5VCCHPDclose to socR1124K7R1114K73V3_STB15162581117191314794613101218P402100RR409R405100RVGA_GRNR410 10RR42533RC4030.047UC4024700PC4010.047UR42633RC4060.047UVGA_VSVGA_RXDR40710KNC/H1_HPD_OUT4K7R40810KR413 H1_DETC404 1UR4210RVGA_HSR40275R2K2R403R4042K2R422 100RR423 100RH1_SCLF29F30R420 100RR419 100R100RR416R415 100RR42433RVGA_TXDVGA_SCLH1_ARC_OUTH1_SDA_OUTH1_SCL_INH1_ARCR418100R75RR41175RR401F17F16H_CECF28F27F26F25CECH1_5VCECR41222KR4061KC4050.1UR41710KBCEQ401BT3904H1_HPDR41410KH1_RXC-_INH1_RXC+_INH1_SDAVGA_BVGA_HSVGA_HSVGA_SDAVGA_SDAH1_HPDVGA_RXVGA_VSVGA_BLUVGA_RVGA_GVGA_REDVGA_TX6411141571285133109121617P401H1_RX0+_INH1_RX0-_INH1_RX2-_INH1_RX2+_INH1_RX1+_INH1_RX1-_INVGA_SCLF22F23F24F21F20F18F19VGA_VS_INVGA_BLU_INVGA_HS_INVGA_SOG_INVGA_GRN_INVGA_RED_INGND10VGA_VSVGA_GRNVGA_REDVGA_SDAVGA_SCLVGA_TXDVGA_RXDVGA_BLUVGA_RXDVGA_TXDVGA_SDAVGA_SCLH1_SCLH1_ARCH1_SDAH1_5VUART_TXUART_RX