Xilinx ZC706 manuals
ZC706
Table of contents
- Revision History
- Table Of Contents
- Table Of Contents
- Send Feedback
- Overview
- Block Diagram
- Feature Descriptions
- Device Configuration
- Encryption Key Backup Circuit
- I/O Voltage Rails
- DDR3 SODIMM Memory (PL)
- DDR3 Component Memory (PS)
- Quad-SPI Flash Memory
- USB 2.0 ULPI Transceiver
- SD Card Interface
- Programmable Logic JTAG Programming Options
- FMC Connector JTAG Bypass
- System Clock
- Programmable User Clock
- User SMA Clock Source
- Processing System Clock Source
- Jitter Attenuated Clock
- GTX Transceivers
- PCI Express Endpoint Connectivity
- SFP/SFP+ Module Connector
- Mb/s Tri-Speed Ethernet PHY (PL)
- Ethernet PHY Clock Source
- USB-to-UART Bridge
- HDMI Video Output
- Real Time Clock (RTC)
- Status and User LEDs
- Ethernet PHY User LEDs
- User LEDs
- User Pushbuttons
- GPIO DIP Switch
- Switches
- Program_B Pushbutton
- PS Power-On and System Reset Pushbuttons
- FPGA Mezzanine (FMC) Card Interface
- LPC Connector J5
- ZC706 Board Power System
- XADC Power System Measurement
- Power Management
- VADJ Voltage Control
- AP SoC Programmable Logic (PL) Voltage Control
- Cooling Fan
- XADC Analog-to-Digital Converter
- Jumpers
- ZC706 Evaluation Board XDC Listing
- Installing the ZC706 Board in a PC Chassis
- Dimensions
- Xilinx Resources
- Electromagnetic Compatibility
manualsdatabase
Your AI-powered manual search engine