NX-700/700H205. PLL Frequency Synthesizer5-1. VCTCXO (X1)VCTCXO (X1) generates a reference frequency of19.2MHz for the PLL frequency synthesizer. This referencefrequency is applied to pin 9 of the PLL IC (IC3) and con-nected to IF circuit as a 2nd local signal through Tripler. TheVCTCXO oscillation frequency is determined by DC voltageof VC terminal. The VC voltage is fixed to 1.65V by R1 andR2, and supplied to VC terminal through IC1. Modulationsignal is also fed to VC terminal through IC1.The frequency adjustment is achieved by switchingthe ratio of dividing frequency that is not adjusted by theDC voltage impressed to VC. The resolution of adjustingfrequency is approximately 8Hz. Because twice the VCOoutput are input as for the input frequency of PLLIC, thesending and receiving frequency can be adjusted by approxi-mately 4Hz resolution.5-2. VCOThere is a RX VCO and a TX VCO.The TX VCO (Q10) generates a transmit carrier and theRX VCO (Q9) generates a 1st local signal. For the VCO os-cillation frequency, the transmit carrier is 136 to 174 MHzand the 1st local receive signal is 194.05 to 232.05MHz.The VCO oscillation frequency is determined by one sys-tem of operation switching terminal “T/R” and two systemsof voltage control terminals “C/V” and “V-assist”.The operation switching terminal, “T/R”, is controlled bythe control line (/T_R) output from the MCU (IC510). Whenthe /T_R logic is low, the VCO outputs the transmit carrierand when it is high, it outputs a 1st local receive signal.The voltage control terminals, “CV” and “V-assist”, arecontrolled by the PLL IC (IC3) and MCU (IC510) and theoutput frequency changes continuously according to theapplied voltage. For the modulation input terminal, “VCOMOD”, the output frequency changes according to the ap-plied voltage. This is used to modulate the VCO output.“VCO MOD” works only when “/T_R” is low.5-3. PLL IC (IC3)PLL IC compares the differences in phases of the VCOoscillation frequency and the VCTCXO reference frequency,returns the difference to the VCO CV terminal and realizesthe “Phase Locked Loop” for the return control. This allowsthe VCO oscillation frequency to accurately match (lock) thedesired frequency.When the frequency is controlled by the PLL, the fre-quency convergence time increases as the frequency dif-ference increases when the set frequency is changed. Tosupplement this, the MCU is used before control by the PLLIC to bring the VCO oscillation frequency close to the de-sired frequency. As a result, the VCO CV voltage does notchange and is always stable at approx. 3.0V.The desired frequency is set for the PLL IC by the MCU(IC510) through the 3-line “SDO1”, “SCK1”, “PCS_RF” se-rial bus. Whether the PLL IC is locked or not is monitoredby the MCU through the “PLD” signal line. If the VCO isnot the desired frequency (unlock), the "PLD" logic is low.5-4. Doubler (Q6)The doubler (Q6) extracts the twice harmonic componentfrom the signal from the VCO. This twice harmonic compo-nents is then fed into PLL(IC3) through band pass filter.Band pass filter is consists of two filter. One is for TX(L7, 15, 18) and pass band is 272.0 to 348.0MHz. The otheris for RX 1st Local (L8, 12, 16) and pass band is 388.1 to464.1MHz.5-5. Local Switch (D101, D205)The connection destination of the signal output fromthe buffer amplifier (Q14) is changed with the diode switch(D101) that is controlled by the transmission power supply,80T, and the diode switch (D205) that is controlled by thereceive power supply, 50R. If the 80T logic is high, it is con-nected to a send-side pre-drive (Q101). If the 80T logic islow, it is connected to a local amplifier (Q208).CIRCUIT DESCRIPTIONLoopFilterBUFFAMPRippleFilterBPF (TX)L7,L15,L18BPF (RX)L8,L12,L16VCO150CVCTCXOPLLIC3 Q13Q9,Q10D7,D8D11~D16,D18BUFFAMPQ14RFSWD19,D20RFSWD5,D6DoublerQ6SDO1SCK1/PCS RFX119.2MHzT/RSWD101,D20550C50Cto TX stage80T50Rto Local AmplifierIC5Q1IC4CVVCO MODASSISTFig. 7