Manuals database logo
manualsdatabase
Your AI-powered manual search engine

Xilinx LogiCORE IP Spartan-6 manuals

LogiCORE IP Spartan-6 first page preview

LogiCORE IP Spartan-6

Brand: Xilinx | Category: Transceiver
Table of contents
  1. revision history
  2. Table Of Contents
  3. Table Of Contents
  4. about this guide
  5. Typographical
  6. online document
  7. About the Wizard
  8. technical support
  9. Document
  10. installation and licensing
  11. Installing the Wizard
  12. Overview
  13. Setting Up the Project
  14. Setting the Project Options
  15. Generating the Core
  16. GTP Placement and Clocking
  17. Line Rate and Protocol Template
  18. B/10B Optional Ports
  19. Synchronization and Clocking
  20. RX Comma Alignment
  21. Preemphasis, Termination, and Equalization
  22. RX OOB, PRBS, and Loss of Sync
  23. RX PCI Express, SATA Features
  24. Channel Bonding, Clock Correction
  25. Clock Correction Sequence
  26. Summary
  28. Functional Simulation of the Example Design
  29. Using the ISE Simulator
  30. Directory and File Structure
  31. Directory and File Contents
  32. component name>/doc
  33. component name>/implement
  34. component name>/simulation
  35. Example Design
  36. Example Design Hierarchy
Related products
Spartan-6 FPGA SeriesVirtex-6 FPGA7 SeriesKC724 IBERTVirtex-7 FPGA VC7222 IBERTRocketIO XC2VP20RocketIO XC2VP2RocketIO XC2VP40RocketIO XC2VP100RocketIO XC2VP4
Xilinx categories
Motherboard
Computer Hardware
Controller
I/O Systems
Transceiver
Microcontrollers
Network Card
Cables and connectors
PCI Card
Video Card
More Xilinx categories
Manuals database logo
manualsdatabase
Your AI-powered manual search engine