IET Labs 1910 User And Service Manual

Contents

IET Labs 1910 User And Service Manual Manual pdf 103 page image

Theory Page 99 of 1104.1.2 Block DiagramThe block diagram, Figure 4-1, shows the embedded computer connected via a CPU bus (B)composed of address, control and data lines to the other major functional blocks of the circuit.The embedded computer includes the following types of memory: RAM for Program execution,FLASH for non-volatile program storage, EEROM for storage of calibration data, instrumentconfiguration, and test setups.The basic sine wave for excitation is generated in block (C). The embedded computer loads twovalues into block (C). The first value sets the basic frequency of the sine wave. The second valuesets the frequency of the sampling pulse. The frequency of the sampling pulse is harmonicallyrelated to that of the sine wave. The generation process is described in section 4.2.2.The sine wave is fed from block (C) to block (D), the power buffer. The embedded computerconfigures the power buffer to control the excitation level and voltage/current mode.The final manipulation of the excitation signal is in block (E), bias control. The bias controlblock superimposes the AC excitation on a programmable DC bias current. The output of block(E) is connected to the IH terminal in section F for connection to the DUT.Block (F), in addition to the IH line described above, contains three other coaxial connections tothe DUT. PH and PL are the connections across the DUT that are used to measure the voltageacross the DUT. IL is the connection that sinks the current sourced by IH. The current into IL isessentially exactly that in the DUT; the PH and PL connections are to high impedance circuitryand draw very little current. Any departure from ideal behavior is calibrated out digitally duringthe calibration process.Block (G) is the circuitry which senses current and voltage and amplifies these signals for laterprocessing. These signals are converted into digital streams of readings in block (H). Inaddition to the two analog signals from the voltage and current detectors, block (H) also has asampling pulse signal that synchronizes the digitization process with the sine wave signal. Thesampling pulse is generated in block (C). The digital stream of readings is fed into block (I)where they are combined to produce complex impedance, which is communicated to theembedded computer.