Manuals database logo
manualsdatabase
Your AI-powered manual search engine

Lattice Semiconductor ECP5 User Manual

Also see for ECP5 Versa: User guideUser guideTechnical noteTechnical notesUsage Guide

Page 1 preview
Page 2 preview
Page 3 preview
Page 4 preview
Page 5 preview
Page 6 preview
Page 7 preview
Page 8 preview
Page 9 preview
Page 10 preview
Page 11 preview
Page 12 preview
Page 13 preview
Page 14 preview
Page 15 preview
Page 16 preview
Page 17 preview
Page 18 preview
Page 19 preview
Page 20 preview
Page 21 preview
Page 22 preview
Page 23 preview
Page 24 preview
Page 25 preview
Page 26 preview
Page 27 preview
Page 28 preview
Page 29 preview
Page 30 preview
Page 31 preview
Page 32 preview
Page 33 preview
Page 34 preview
Page 35 preview
Page 36 preview
Page 37 preview
Page 38 preview
Page 39 preview
Contents
  1. evaluation board user guide
  2. Table Of Contents
  3. Table Of Contents
  4. Acronyms in This Document
  5. Introduction
  6. Figure 1.1. Top View of ECP5 VIP Processor Board and its Key Components
  7. Headers and Test Connections
  8. Programming Circuit
  9. ECP5 Interface Support
  10. Upstream and Downstream interface
  11. Debugging Interface
  12. Power Supply
  13. Table 5.2. Device Power Rail Summary and Test Points
  14. ECP5 I/O Ball Mapping to Connectors
  15. Table 6.2. Downstream Connector Pin Mapping
  16. Table 6.3. Nanovesta Connector Pin Mapping
  17. Status Indicators
  18. Ordering Information
  19. References
  20. Appendix A. ECP5 VIP Processor Board Schematics
  21. Figure A.2. FTDI and Programming Interface
  22. Figure A.3. Power Regulator Interface
  23. Figure A.4. MIPI and GPIO Connector Interface
  24. Figure A.5. DDR3 Interface
  25. Figure A.6. SERDES Interface
  26. Figure A.7. ECP5 Decoupling
  27. Figure A.8. HISPI/CSI2 Connector
  28. Appendix B. ECP5 VIP Processor Board Bill of Materials
  29. Revision History
Lattice Semiconductor ECP5 User Manual Manual pdf 4 page image
ECP5 VIP Processor BoardEvaluation Board User Guide© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.4 FPGA-EB-02001-1.2Acronyms in This DocumentA list of acronyms used in this document.Acronym DefinitionCMOS Complementary Metal-Oxide SemiconductorCSI-2 Camera Serial InterfaceDDR Double Data RateDSI Display Serial InterfaceFTDI Future Technology Devices InternationalGPIO General Purpose Input/OutputI2C Inter-Integrated CircuitLVDS Low-Voltage Differential SignalingSPI Serial Peripheral InterfaceVIP Video Interface PlatformVTT Tracking Termination Voltage
/ 39
Related manuals for Lattice Semiconductor ECP5 Versa
Lattice Semiconductor ECP5-5G User Manual first page preview
Lattice Semiconductor ECP5-5G User Manual
Lattice Semiconductor ECP5 Versa User Manual first page preview
Lattice Semiconductor ECP5 Versa User Manual
Lattice Semiconductor LatticeECP3 User Manual first page preview
Lattice Semiconductor LatticeECP3 User Manual
Lattice Semiconductor EVDK User Manual first page preview
Lattice Semiconductor EVDK User Manual
Lattice Semiconductor LatticeEC User Manual first page preview
Lattice Semiconductor LatticeEC User Manual
Lattice Semiconductor LatticeXP2 User Manual first page preview
Lattice Semiconductor LatticeXP2 User Manual
Lattice Semiconductor MachXO User Manual first page preview
Lattice Semiconductor MachXO User Manual
Lattice Semiconductor MachXO2 User Manual first page preview
Lattice Semiconductor MachXO2 User Manual
Lattice Semiconductor MachXO3 User Manual first page preview
Lattice Semiconductor MachXO3 User Manual
Lattice Semiconductor MachXO2 User Manual first page preview
Lattice Semiconductor MachXO2 User Manual
This manual is suitable for:
ECP5 Versa
Manuals database logo
manualsdatabase
Your AI-powered manual search engine