105CHAPTER 5 CPU ARCHITECTUREFigure 5-13. Data Memory Addressing (μPD78055, 78055Y)0000HGeneral Registers32 × 8 bitsInternal ROM40960 × 8 bitsInternal Buffer RAM32 × 8 bitsExternal Memory23168 × 8 bitsReservedA000H9FFFHFA80HFA7FHFAC0HFABFHFAE0HFADFHFEE0HFEDFHFF00HFEFFHFFFFHInternal High-speed RAM1024 × 8 bitsReservedFB00HFAFFHFF20HFF1FHFE20HFE1FHSpecial FunctionRegisters (SFRs)256 × 8 bits SFR AddressingRegister Addressing Short DirectAddressingDirect AddressingRegister IndirectAddressingBased AddressingBased IndexedAddressing