96CHAPTER 5 CPU ARCHITECTUREFigure 5-6. Memory Map (μPD78056, 78056Y)0000HData memoryspaceGeneral Registers32 × 8 bitsInternal ROM49152 × 8 bitsBFFFH1000H0FFFH0800H07FFH0080H007FH0040H003FH0000HCALLF Entry AreaCALLT Table AreaVector Table AreaProgram AreaProgram AreaInternal Buffer RAM32 × 8 bitsExternal Memory14976 × 8 bitsReservedProgrammemoryspaceC000HBFFFHFA80HFA7FHFAC0HFABFHFAE0HFADFHFEE0HFEDFHFF00HFEFFHFFFFHInternal High-speed RAM1024 × 8 bitsSpecial FunctionRegisters (SFRs)256 × 8 bitsReservedFB00HFAFFH