Manuals database logo
manualsdatabase
Your AI-powered manual search engine

National Instruments E Series manuals

E Series first page preview

E Series

Table of contents
  1. Table Of Contents
  2. Table Of Contents
  3. Table Of Contents
  4. Table Of Contents
  5. Table Of Contents
  6. Table Of Contents
  7. General Characteristics
  8. Functional Overview
  9. Figure 2-2. PCI-MIO-16XE-10, PCI-6052E, and PCI-6031E Block Diagram
  10. Figure 2-3. PCI-6023E, PCI-6024E, and PCI-6025E Block Diagram
  11. Figure 2-4. PCI-6032E and PCI-6033E Block Diagram
  12. Figure 2-5. PCI-MIO-16XE-50 Block Diagram
  13. PCI Interface Circuitry
  14. Analog Input and Timing Circuitry
  15. Analog Input Circuitry
  16. Table 2-1. PGIA Gain Set Verses Board
  17. Single-Read Timing
  18. Data Acquisition Sequence Timing
  19. Figure 2-9. Timing of Scan in Example 1
  20. Figure 2-10. Multirate Scanning of Two Channels
  21. Figure 2-12. Multirate Scanning of Two Channels with 3:1:1 Sampling Rate
  22. Figure 2-14. Multirate Scanning without Ghost
  23. Posttrigger and Pretrigger Acquisition
  24. Analog Triggering
  25. Analog Output and Timing Circuitry
  26. Analog Output Circuitry
  27. Single-Point Output
  28. Waveform Generation
  29. Digital I/O Circuitry
  30. RTSI Bus Interface Circuitry
  31. Figure 2-19. RTSI Bus Interface Circuitry Block Diagram
  32. Register Map
  33. Table 3-1. PCI E Series Register Map
  34. Register Sizes
  35. Misc Command Register
  36. Status Register
  37. Analog Input Register Group
  38. ADC FIFO Data Register
  39. Configuration Memory Low Register
  40. Table 3-3. PGIA Gain Selection
  41. Configuration Memory High Register
  42. Table 3-4. Calibration Channel Assignments
  43. Table 3-5. Differential Channel Assignments
  44. Table 3-7. Referenced Single-Ended Channel Assignments
  45. Analog Output Register Group
  46. AO Configuration Register
  47. DAC FIFO Data Register
  48. DAC0 Direct Data Register
  49. DAC1 Direct Data Register
  50. DMA Control Register Group
  51. AI AO Select Register
  52. G0 G1 Select Register
  53. DAQ-STC Register Group
  54. PCl Local Bus
  55. PCI Initialization for the IBM Compatible System
  56. Re-mapping the PCI E Series Board
  57. PCI Initialization for the Macintosh
  58. Windowing Registers
  59. Digital I/O
  60. Analog Input
  61. Example 1
  62. Example 2
  63. Example 3
  64. Example Program
  65. Example 4
  66. Programming the MITE for Different DMA Transfers
  67. Example 5
  68. Example 6
  69. Example 7
  70. Example 8
  71. Example 9
  72. Analog Output
  73. General-Purpose Counter/Timer
  74. RTSI Trigger Lines Programming Considerations
  75. Figure 4-1. Analog Trigger Structure
  76. Interrupt Programming
  77. DMA Programming
  78. The Link Chaining Mode for DMA Transfer
  79. Figure 4-3. DMA Link Chaining Mode Structure
  80. About the EEPROM
  81. Figure 5-1. EEPROM Read Timing
  82. Table 5-1. PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-6071E EEPROM Map
  83. Table 5-2. PCI-MIO-16XE-50 EEPROM Map
  84. Table 5-3. PCI-MIO-16XE-10, PCI-6031E, PCI-6032E and PCI-6033E EEPROM Map
  85. Table 5-4. PCI-6023E EEPROM Map
  86. Table 5-5. PCI-6024E and PCI-6025E EEPROM Map
  87. Table 5-6. PCI-6052E EEPROM Map
  88. Calibration DACs
  89. Figure 5-2. Calibration AC Write Timing
  90. NI-DAQ Calibration Function
E Series first page preview

E Series

Table of contents
  1. user manual
  2. important information
  3. Table Of Contents
  4. Table Of Contents
  5. Table Of Contents
  6. DAQCard-AI-16E-4
  7. DAQCard-AI-16XE-50
  8. This document was created with FrameMaker 4
  9. conventions used in this manual
  10. Configuration
  11. related documentation
  12. About the DAQCard E Series
  13. What You Need to Get Started
  14. NI-DAQ Driver Software
  15. Register-Level Programming
  16. Optional Equipment
  17. Unpacking
  18. hardware overview
  19. Analog Input
  20. Input Polarity and Input Range
  21. Considerations for Selecting Input Ranges
  22. Multichannel Scanning Considerations
  23. Analog Trigger
  24. Digital I/O
  25. Timing Signal Routing
  26. Programmable Function Inputs
  27. I/O Connector
  28. Analog Input Signal Connections
  29. Types of Signal Sources
  30. Differential Connection Considerations (DIFF Input Configuration)
  31. Differential Connections for Ground-Referenced Signal Sources
  32. Differential Connections for Nonreferenced or Floating Signal Sources
  33. Single-Ended Connection Considerations
  34. Single-Ended Connections for Floating Signal Sources (RSE Configuration)
  35. Common-Mode Signal Rejection Considerations
  36. Digital I/O Signal Connections
  37. Power Connections
  38. Programmable Function Input Connections
  39. SCANCLK Signal
  40. EXTSTROBE* Signal
  41. TRIG2 Signal
  42. STARTSCAN Signal
  43. CONVERT* Signal
  44. AIGATE Signal
  45. SISOURCE Signal
  46. UISOURCE Signal
  47. General-Purpose Timing Signal Connections
  48. GPCTR0_GATE Signal
  49. GPCTR0_UP_DOWN Signal
  50. GPCTR1_GATE Signal
  51. GPCTR1_OUT Signal
  52. GPCTR1_UP_DOWN Signal
  53. FREQ_OUT Signal
  54. Field Wiring Considerations
  55. Loading Calibration Constants
  56. Self-Calibration
  57. Other Considerations
  58. specifications
  59. power requirement
  60. resource conflicts
  61. general information
  62. installation and configuration
  63. configuration form
Related products
R SeriesCAN Series800 Series651 SeriesDAQ PCI E SeriesAT-MIO/AI E Series8330 SeriesGPIB SeriesENET-485 SeriesENET-232 Series
National Instruments categories
More National Instruments categories
Manuals database logo
manualsdatabase
Your AI-powered manual search engine