Manuals database logo
manualsdatabase
Your AI-powered manual search engine

Xilinx Spartan-3E manuals

Spartan-3E first page preview

Spartan-3E

Brand: Xilinx | Category: Motherboard
Table of contents
  1. revision history
  2. Table Of Contents
  3. Table Of Contents
  4. Table Of Contents
  5. Table Of Contents
  6. Table Of Contents
  7. Acknowledgements
  8. Additional Resources
  9. Choose the Starter Kit Board for Your Needs
  10. Key Components and Features
  11. Design Trade-Offs
  12. Slide Switches
  13. Push-Button Switches
  14. UCF Location Constraints
  15. Rotary Shaft Encoder
  16. Operation
  17. Overview
  18. Clock Connections
  19. Clock Period Constraints
  20. Configuration Mode Jumpers
  21. PROG Push Button
  22. Programming the FPGA, CPLD, or Platform Flash PROM via USB
  23. Programming via iMPACT
  24. Programming Platform Flash PROM via USB
  25. Generating the PROM File
  26. Programming the Platform Flash PROM
  27. Character LCD Interface Signals
  28. Command Set
  29. Disabled
  30. Display On/Off
  31. Function Set
  32. Transferring 8-Bit Data over the 4-Bit Interface
  33. Writing Data to the Display
  34. Signal Timing for a 60 Hz, 640x480 VGA Display
  35. VGA Signal Timing
  36. Keyboard
  37. Mouse
  38. Voltage Supply
  39. SPI Communication
  40. Interface Signals
  41. SPI Communication Details
  42. Specifying the DAC Output Voltage
  43. Digital Outputs from Analog Inputs
  44. Programmable Pre-Amplifier
  45. SPI Control Interface
  46. Disable Other Devices on the SPI Bus to Avoid Contention
  47. StrataFlash Connections
  48. Shared Connections
  49. Control
  50. Configuring from SPI Flash
  51. Creating an SPI Serial Flash PROM File
  52. Formatting an SPI Flash PROM File
  53. Downloading the Design to SPI Flash
  54. Insert Jumper on JP8 and Hold PROG_B Low
  55. Programming the SPI Flash with the XSPI Software
  56. Additional Design Details
  57. Other SPI Flash Control Signals
  58. Related Resources
  59. ddr sdram
  60. DDR SDRAM Connections
  61. Ethernet PHY Connections
  62. MicroBlaze Ethernet IP Cores
  63. Hirose 100-pin FX2 Edge Connector (J3)
  64. Voltage Supplies to the Connector
  65. Compatible Board
  66. Using Differential Inputs
  67. Using Differential Outputs
  68. Six-Pin Accessory Headers
  69. Header J4
  70. Connectorless Debugging Port Landing Pads (J6)
  71. Chapter 16: XC2C64A CoolRunner-II CPLD
  72. FX2 Expansion Header, 6-pin Headers, and Connectorless Probe Header
  73. RS-232 Ports, VGA Port, and PS/2 Port
  74. Ethernet PHY, Magnetics, and RJ-11 Connector
  75. Voltage Regulators
  76. FPGA Configurations Settings, Platform Flash PROM, SPI Serial Flash, JTAG Connections
  77. FPGA I/O Banks 0 and 1, Oscillators
  78. Power Supply Decoupling
  79. XC2C64A CoolRunner-II CPLD
Related products
spartan-3anSpartan-IIDIGILENT Spartan 3ADIGILENT Spartan 3ANSpartan-3A DSP FPGA SeriesMIcroBlaze Development Spartan-3E 1600E KitSP701SP605SP605 FMC Si5707 Series
Xilinx categories
More Xilinx categories
Manuals database logo
manualsdatabase
Your AI-powered manual search engine