Manuals database logo
manualsdatabase
Your AI-powered manual search engine

National Instruments DAQ PCI-6024E manuals

DAQ PCI-6024E first page preview

DAQ PCI-6024E

Table of contents
  1. Table Of Contents
  2. Table Of Contents
  3. Table Of Contents
  4. Table Of Contents
  5. Table Of Contents
  6. Table Of Contents
  7. General Characteristics
  8. Functional Overview
  9. Figure 2-2. PCI-MIO-16XE-10, PCI-6052E, and PCI-6031E Block Diagram
  10. Figure 2-3. PCI-6023E, PCI-6024E, and PCI-6025E Block Diagram
  11. Figure 2-4. PCI-6032E and PCI-6033E Block Diagram
  12. Figure 2-5. PCI-MIO-16XE-50 Block Diagram
  13. PCI Interface Circuitry
  14. Analog Input and Timing Circuitry
  15. Analog Input Circuitry
  16. Table 2-1. PGIA Gain Set Verses Board
  17. Single-Read Timing
  18. Data Acquisition Sequence Timing
  19. Figure 2-9. Timing of Scan in Example 1
  20. Figure 2-10. Multirate Scanning of Two Channels
  21. Figure 2-12. Multirate Scanning of Two Channels with 3:1:1 Sampling Rate
  22. Figure 2-14. Multirate Scanning without Ghost
  23. Posttrigger and Pretrigger Acquisition
  24. Analog Triggering
  25. Analog Output and Timing Circuitry
  26. Analog Output Circuitry
  27. Single-Point Output
  28. Waveform Generation
  29. Digital I/O Circuitry
  30. RTSI Bus Interface Circuitry
  31. Figure 2-19. RTSI Bus Interface Circuitry Block Diagram
  32. Register Map
  33. Table 3-1. PCI E Series Register Map
  34. Register Sizes
  35. Misc Command Register
  36. Status Register
  37. Analog Input Register Group
  38. ADC FIFO Data Register
  39. Configuration Memory Low Register
  40. Table 3-3. PGIA Gain Selection
  41. Configuration Memory High Register
  42. Table 3-4. Calibration Channel Assignments
  43. Table 3-5. Differential Channel Assignments
  44. Table 3-7. Referenced Single-Ended Channel Assignments
  45. Analog Output Register Group
  46. AO Configuration Register
  47. DAC FIFO Data Register
  48. DAC0 Direct Data Register
  49. DAC1 Direct Data Register
  50. DMA Control Register Group
  51. AI AO Select Register
  52. G0 G1 Select Register
  53. DAQ-STC Register Group
  54. PCl Local Bus
  55. PCI Initialization for the IBM Compatible System
  56. Re-mapping the PCI E Series Board
  57. PCI Initialization for the Macintosh
  58. Windowing Registers
  59. Digital I/O
  60. Analog Input
  61. Example 1
  62. Example 2
  63. Example 3
  64. Example Program
  65. Example 4
  66. Programming the MITE for Different DMA Transfers
  67. Example 5
  68. Example 6
  69. Example 7
  70. Example 8
  71. Example 9
  72. Analog Output
  73. General-Purpose Counter/Timer
  74. RTSI Trigger Lines Programming Considerations
  75. Figure 4-1. Analog Trigger Structure
  76. Interrupt Programming
  77. DMA Programming
  78. The Link Chaining Mode for DMA Transfer
  79. Figure 4-3. DMA Link Chaining Mode Structure
  80. About the EEPROM
  81. Figure 5-1. EEPROM Read Timing
  82. Table 5-1. PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-6071E EEPROM Map
  83. Table 5-2. PCI-MIO-16XE-50 EEPROM Map
  84. Table 5-3. PCI-MIO-16XE-10, PCI-6031E, PCI-6032E and PCI-6033E EEPROM Map
  85. Table 5-4. PCI-6023E EEPROM Map
  86. Table 5-5. PCI-6024E and PCI-6025E EEPROM Map
  87. Table 5-6. PCI-6052E EEPROM Map
  88. Calibration DACs
  89. Figure 5-2. Calibration AC Write Timing
  90. NI-DAQ Calibration Function
DAQ PCI-6024E first page preview

DAQ PCI-6024E

Table of contents
  1. user manual
  2. important information
  3. Table Of Contents
  4. Table Of Contents
  5. Table Of Contents
  6. Table Of Contents
  7. Table Of Contents
  8. about this manual
  9. conventions used in this manual
  10. national instruments documentation
  11. related documentation
  12. Features of the PCI-6023E, PCI-6024E, and PCI-6025E
  13. What You Need to Get Started
  14. Software Programming Choices
  15. Register-Level Programming
  16. Optional Equipment
  17. Software Installation
  18. Hardware Installation
  19. Figure 3-1. PCI-6023E, PCI-6024E, and PCI-6025E Block Diagram
  20. Analog Input
  21. Dither
  22. Multichannel Scanning Considerations
  23. Analog Output
  24. Digital I/O
  25. Programmable Function Inputs
  26. Board and RTSI Clocks
  27. Figure 3-4. RTSI Bus Signal Connection
  28. Signal connections
  29. Figure 4-1. I/O Connector Pin Assignment for the PCI-6023E/PCI-6024E
  30. Figure 4-2. I/O Connector Pin Assignment for the PCI-6025E
  31. Table 4-1. I/O Connector Signal Descriptions
  32. Table 4-2. I/O Signal Summary
  33. Analog Input Signal Overview
  34. Analog Input Modes
  35. Figure 4-3. Programmable Gain Instrumentation Amplifier (PGIA)
  36. Analog Input Signal Connections
  37. Figure 4-4. Summary of Analog Input Connections
  38. Differential Connection Considerations (DIFF Input Configuration)
  39. Differential Connections for Ground-Referenced Signal Sources
  40. Differential Connections for Nonreferenced or Floating Signal Sources
  41. Single-Ended Connection Considerations
  42. Figure 4-7. Single-Ended Input Connections for Nonreferenced or Floating Signals
  43. Common-Mode Signal Rejection Considerations
  44. Analog Output Signal Connections
  45. Digital I/O Signal Connections
  46. PCI-6025E Only
  47. Port C Pin Assignments
  48. Digital I/O Power-up State
  49. Timing Specifications
  50. Mode 1 Input Timing
  51. Mode 1 Output Timing
  52. Mode 2 Bidirectional Timing
  53. Power Connections
  54. Programmable Function Input Connections
  55. DAQ Timing Connections
  56. SCANCLK Signal
  57. TRIG1 Signal
  58. TRIG2 Signal
  59. STARTSCAN Signal
  60. Figure 4-25. STARTSCAN Input Signal Timing
  61. CONVERT* Signal
  62. aigate signal
  63. Waveform Generation Timing Connections
  64. uisource signal
  65. General-Purpose Timing Signal Connections
  66. Field Wiring Considerations
  67. Loading Calibration Constants
  68. Self-Calibration
  69. Other Considerations
  70. specifications
  71. power requirement
  72. custom cabling
  73. Figure B-1. 68-Pin E Series Connector Pin Assignments
  74. Figure B-2. 68-Pin Extended Digital Input Connector Pin Assignments
  75. Figure B-3. 50-Pin E Series Connector Pin Assignments
  76. Figure B-4. 50-Pin Extended Digital Input Connector Pin Assignments
  77. general information
  78. installation and configuration
  79. other products
Related products
DAQ PCI-6025EDAQ PCI-6023EDAQ PCI-6110EDAQ PCI-6111EDAQ PCI-1200PCI-6034EDAQ PCI E SeriesPCI-6032EPCI-6033EPCI-6031E
National Instruments categories
More National Instruments categories
Manuals database logo
manualsdatabase
Your AI-powered manual search engine