CHAPTER 16 I 2C BUSUser’s Manual U16896EJ2V0UD 507(4) Wait cancellation methodThe four wait cancellation methods are as follows.• By writing data to the IIC0 register• By setting the IICC0.WREL0 bit (canceling wait state)• By setting the IICC0.STT0 bit (generating start condition)Note• By setting the IICC0.SPT0 bit (generating stop condition)NoteNote Master onlyWhen an 8-clock wait has been selected (WTIM0 bit = 0), whether or not ACK has been generated must bedetermined prior to wait cancellation.(5) Stop condition detectionThe INTIIC0 signal is generated when a stop condition is detected.16.8 Address Match Detection MethodWhen in I 2 C bus mode, the master device can select a particular slave device by transmitting the correspondingslave address.Address match detection is performed automatically by hardware. An INTIIC0 interrupt request signal occurs whena local address has been set to the SVA0 register and when the address set to the SVA0 register matches the slaveaddress sent by the master device, or when an extension code has been received.16.9 Error DetectionIn I 2 C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by the IIC0 registerof the transmitting device, so the IIC0 register data prior to transmission can be compared with the transmitted IIC0register data to enable detection of transmission errors. A transmission error is judged as having occurred when thecompared data values do not match.
