Xilinx Spartan-3A User Manual
Also see for Spartan-3A DSP FPGA Series: DatasheetUser guideGetting startedTechnical reference guideUser guide
                                                                                                                                             | |
Contents
|
Spartan-3A/3AN Starter Kit Board User Guide www.xilinx.com 113UG334 (v1.0) May 28, 2007UCF Location ConstraintsRDataFigure 13-3 provides the User Constraint File (UCF) constraints for the DDR2 SDRAM datapins, including the I/O pin assignment and I/O standard used.ControlFigure 13-4 provides the User Constraint File (UCF) constraints for the DDR2 SDRAMcontrol pins, including the I/O pin assignment and the I/O standard used.Figure 13-3: UCF Location Constraints for DDR2 SDRAM Data I/O PinsNET "SD_DQ<15>" LOC = "F3" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<14>" LOC = "G3" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<13>" LOC = "F1" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<12>" LOC = "H5" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<11>" LOC = "H6" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<10>" LOC = "G1" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<9>" LOC = "G4" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<8>" LOC = "F2" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<7>" LOC = "H2" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<6>" LOC = "K4" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<5>" LOC = "L1" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<4>" LOC = "L5" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<3>" LOC = "L3" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<2>" LOC = "K1" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<1>" LOC = "K5" | IOSTANDARD = SSTL18_II ;NET "SD_DQ<0>" LOC = "H1" | IOSTANDARD = SSTL18_II ;Figure 13-4: UCF Location Constraints for DDR2 SDRAM Control PinsNET "SD_BA<2>" LOC = "P5" | IOSTANDARD = SSTL18_II ;NET "SD_BA<1>" LOC = "R3" | IOSTANDARD = SSTL18_II ;NET "SD_BA<0>" LOC = "P3" | IOSTANDARD = SSTL18_II ;NET "SD_RAS" LOC = "M3" | IOSTANDARD = SSTL18_II ;NET "SD_CAS" LOC = "M4" | IOSTANDARD = SSTL18_II ;NET "SD_WE" LOC = "N4" | IOSTANDARD = SSTL18_II ;NET "SD_CK_N" LOC = "M2" | IOSTANDARD = SSTL18_II ;NET "SD_CK_P" LOC = "M1" | IOSTANDARD = SSTL18_II ;NET "SD_CKE" LOC = "N3" | IOSTANDARD = SSTL18_II ;NET "SD_CS" LOC = "M5" | IOSTANDARD = SSTL18_II ;NET "SD_UDM" LOC = "E3" | IOSTANDARD = SSTL18_II ;NET "SD_UDQS_N" LOC = "J5" | IOSTANDARD = SSTL18_II ;NET "SD_UDQS_P" LOC = "K6" | IOSTANDARD = SSTL18_II ;NET "SD_LDM" LOC = "J3" | IOSTANDARD = SSTL18_II ;NET "SD_LDQS_N" LOC = "K2" | IOSTANDARD = SSTL18_II ;NET "SD_LDQS_P" LOC = "K3" | IOSTANDARD = SSTL18_II ;NET "SD_ODT" LOC = "P1" | IOSTANDARD = SSTL18_II ;NET "SD_LOOP_IN" LOC = "H4" | IOSTANDARD = SSTL18_II ;NET "SD_LOOP_OUT" LOC = "H3" | IOSTANDARD = SSTL18_II ; |
Related manuals for Xilinx Spartan-3A DSP FPGA Series
This manual is suitable for:
manualsdatabase
Your AI-powered manual search engine