Xilinx Virtex-6 FPGA User Manual

Also see for Virtex-6 FPGA: User guide User guide Guide Hardware setup guide User guide

Contents

Xilinx Virtex-6 FPGA User Manual Manual pdf 113 page image

Virtex-6 FPGA GTH Transceivers User Guide www.xilinx.com 113UG371 (v2.0) February 16, 2010RX Pattern CheckerPorts and AttributesTable 4-9 defines the RX pattern checker ports..Table 4-10 defines the RX pattern checker attributes.Table 4-9: RX Pattern Checker PortsPort Dir Clock Domain DescriptionRXCODEERR0[7:0]RXCODEERR1[7:0]RXCODEERR2[7:0]RXCODEERR3[7:0]Out RXUSERCLKIN0RXUSERCLKIN1RXUSERCLKIN2RXUSERCLKIN3These outputs indicate an error occurred on RXDATA or theyare used as an extension of RXDATA depending on the modeselected in the receive datapath:8B/10B: These outputs indicate that RXDATA is the result ofan 8B/10B code error.RXCODEERR[7] corresponds to RXDATA[63:56]RXCODEERR[6] corresponds to RXDATA[55:48]RXCODEERR[5] corresponds to RXDATA[47:40]RXCODEERR[4] corresponds to RXDATA[39:32]RXCODEERR[3] corresponds to RXDATA[31:24]RXCODEERR[2] corresponds to RXDATA[23:16]RXCODEERR[1] corresponds to RXDATA[15:8]RXCODEERR[0] corresponds to RXDATA[7:0]64B/66B: RXCODEERR[0] indicates a 64B/66B code error.RXCODEERR[7:1] are not used for this mode.Raw mode: These outputs are used as part of RXDATA[79:72].Table 4-10: RX Pattern Checker AttributesAttribute Type DescriptionPCS_MISC_CFG_0_LANE0PCS_MISC_CFG_0_LANE1PCS_MISC_CFG_0_LANE2PCS_MISC_CFG_0_LANE316-bit Hex This attribute sets the polarity and PRBS configuration.[15:12]: Reserved. Use the recommended values from the Virtex-6FPGA GTH Transceiver Wizard.[11]: Invert TX polarity[10]: RX polarity override enable[9]: RX polarity override value[8]: Reset the PRBS error counter when read[7]: Revert bit order of parallel data to serializer/deserializer TX[6]: Revert bit order of parallel data from serializer/deserializer RX[5:0]: Reserved. Use the recommended values from the Virtex-6 FPGAGTH Transceiver Wizard.