Xilinx Virtex-4 Configuration User Manual
Also see for Virtex-4 RocketIO: User guideUser guide
                                                                                                                  | |
Contents
| 
Virtex-4 FPGA Configuration User Guide www.xilinx.com 87UG071 (v1.12) June 2, 2017RChapter 7Configuration DetailsAll user-programmable features inside Virtex®-4 devices are controlled by volatilememory cells that must be configured at power-up.These memory cells are collectively known as configuration memory. They define the LUTequations, signal routing, IOB voltage standards, and all other aspects of the user design.To program configuration memory, instructions for the configuration control logic anddata for the configuration memory are provided in the form of a bitstream. The bitstreamis delivered to the device through one of the configuration interfaces (JTAG, SelectMAP, orSlave/Master Serial).The composition of the bitstream is largely independent of the configuration method.Certain operations, however, such as readback, can only be performed through theSelectMAP and JTAG interfaces.Configuration Memory FramesVirtex-4 configuration memory is arranged in frames that are tiled about the device. Theseframes are the smallest addressable segments of the Virtex-4 configuration memory space,and all operations must therefore act upon whole configuration frames. Virtex-4 framecounts and configuration sizes are shown in Table 7-1. Depending on BitGen options,additional overhead exists in the configuration bitstream. The exact bitstream length isavailable in the .rbt (rawbits) file created by using the "-b" option with bitgen or selecting"Create ASCII Configuration File" in the Generate Programming File options popup inISE® software. Bitstream length (words) are roughly equal to the configuration array size(words) plus configuration overhead (words). Bitstream length (bits) are roughly equal tothe bitstream length in words times 32.Table 7-1: Virtex-4 Frame Count, Frame Length, Overhead and Bitstream SizeDevice Non-ConfigurationFrames(1)ConfigurationFrames(2)DeviceFrames(3)Frame Length(words)(4)ConfigurationArray Size(words)(5)ConfigurationOverhead(words)(6)XC4VLX15 140 3,600 3,740 41 147,600 1312XC4VLX25 234 5,928 6,162 41 243,048 1312XC4VLX40 376 9,312 9,688 41 381,792 1312XC4VLX60 536 13,472 14,008 41 552,352 1312XC4VLX80 710 17,720 18,430 41 726,520 1312XC4VLX100 948 23,376 24,324 41 958,416 1312XC4VLX160 1,260 30,720 29,460 41 1,259,520 1312XC4VLX200 1,620 39,120 37,500 41 1,603,920 1312 |
Related manuals for Xilinx Virtex-4 RocketIO
Xilinx Virtex-4 ML461 User Manual
Xilinx Virtex-7 VC7222 User Manual
Xilinx Virtex-II Pro ML320 User Manual
Xilinx Virtex-5 FPGA ML550 User Manual
Xilinx Virtex-5 FPGA ML561 User Manual
Xilinx Virtex-II Pro ML324 User Manual
Xilinx Virtex-6 Manual
Xilinx VC709 User Manual
Xilinx VC707 User Manual
Xilinx VC709 User Manual
This manual is suitable for:
manualsdatabase
Your AI-powered manual search engine