Xilinx ML505 User Manual

Also see for ML505: Quick start Quick start Getting Started Tutorial

Contents

Xilinx ML505 User Manual Manual pdf 26 page image

26 www.xilinx.com ML505/ML506/ML507 Evaluation PlatformUG347 (v3.1.1) October 7, 2009Chapter 1: ML505/ML506/ML507 Evaluation Platform R11. Stereo AC97 Audio CodecThe ML50x board has an AC97 audio codec (U22) to permit audio processing. The AnalogDevices AD1981 Audio Codec supports stereo 16-bit audio with up to 48-kHz sampling.The sampling rate for record and playback can be different.Note: The reset for the AC97 codec is shared with the reset signal for the flash memory chips andis designed to be asserted at power-on or at system reset.Separate audio jacks are provided for Microphone, Line In, Line Out, and Headphone. Alljacks are stereo except for Microphone. The Headphone jack is driven by the audio codec'sinternal 50-mW amplifier. The SPDIF jack supplies digital audio output from the codec.Table 1-12 summarizes the audio jacks.Table 1-13 shows the control pins for the AC 97 audio codec.26 GPIOLED 1 L18 GPIO LED 127 GPIOLED 2 G15 GPIO LED 228 GPIOLED 4 G16 GPIO LED 429 NC - Not Connected30 NC - Not Connected31 IIC_SCL_EXP F9 Expansion IIC SCL32 IIC_SDA_EXP F8 Expansion IIC SDATable 1-11: Additional Expansion I/O Connections (J5) (Cont’d)J5 Pin Label FPGA Pin DescriptionTable 1-12: Audio JacksReference Designator FunctionP10 Microphone - InP11 Analog Line - InP12 Analog Line - OutP13 Headphone - OutP14 SPDIF - OutTable 1-13: Audio Codec Control ConnectionsNet Name FPGA PinAUDIO_BIT_CLK AF18AUDIO_SDATA_IN AE18AUDIO_SDATA_OUT AG16AUDIO_SYNC AF19FLASH_AUDIO_RESET_B AG17