ML505/ML506/ML507 Evaluation Platform www.xilinx.com 31UG347 (v3.1.1) October 7, 2009Detailed DescriptionR21. 10/100/1000 Tri-Speed Ethernet PHYThe board contains a Marvell Alaska PHY device (88E1111) operating at10/100/1000 Mb/s. The board supports MII, GMII, RGMII, and SGMII interface modeswith the FPGA. The PHY is connected to a Halo HFJ11-1G01E RJ-45 connector with built-inmagnetics. The PHY is configured to default at power-on or reset to the settings shown inTable 1-15. These settings can be overwritten via software. All modes are selectable by thejumpers as shown in Table 1-15.Table 1-15: Board Connections for PHY Configuration PinsConfig Pin Connection onBoardBit[2]Definition and ValueBit[1]Definition and ValueBit[0]Definition and ValueCONFIG0 V CC 2.5V PHYADR[2] = 1 PHYADR[1] = 1 PHYADR[0] = 1CONFIG1 Ground ENA_PAUSE = 0 PHYADR[4] = 0 PHYADR[3] = 0CONFIG2 V CC 2.5V ANEG[3] = 1 ANEG[2] = 1 ANEG[1] = 1CONFIG3 V CC 2.5V ANEG[0] = 1 ENA_XC = 1 DIS_125 = 1CONFIG4V CC 2.5V orLED_DUPLEX orLED_LINK1000(Set by J23 and J24)HWCFG_MODE[2] = 0 or1 (Set by J23 and J24) HWCFG_MODE[1] = 1 HWCFG_MODE[0] = 1CONFIG5 VCC 2.5V orLED_LINK10(Set by J22)DIS_FC = 1 DIS_SLEEP = 1 HWCFG_MODE[3] = 1CONFIG6 LED_RX SEL_BDT = 0 INT_POL = 1 75/50Ω = 0