Xilinx ML505 User Manual

Also see for ML505: Quick start Quick start Getting Started Tutorial

Contents

Xilinx ML505 User Manual Manual pdf 37 page image

ML505/ML506/ML507 Evaluation Platform www.xilinx.com 37UG347 (v3.1.1) October 7, 2009Detailed DescriptionR34. IIC Fan Controller and Temperature/Voltage MonitorOnboard temperature and voltage monitoring and control is handled by an AnalogDevices ADT7476A chip. This chip is controlled via IIC and can provide the followingfunctions:• Measure the voltage of 5V, 3.3V, 1.8V, and 1.0V supplies• Measure FPGA temperature via DXP/DXN pins on the FPGA• Measure ambient temperature• Read power good status signals from 2.5V linear regulators• PWM control of fan speed• Fan Tachometer readings• Generate interrupts/alarms based on readingsConnector J31 is a keyed three-pin fan header similar to those found in computers. It isdesigned to support a 5V DC fan. To bypass the fan controller chip and operate the fan atfull speed, the user can populate connector J32.For high-power operating conditions, a heatsink and/or fan for the FPGA can beaccommodated on the board. The board does not ship with a heatsink/fan unit but canaccommodate one (for example, Calgreg Electronics Smart-CLIP family of heatsink/fanassemblies).35. PiezoA piezo audio transducer (Table 1-19) is provided to allow simple beeps, tones, and songsto be played. The piezo is driven by a transistor controlled by the FPGA.36. VGA Input Video CodecThe DB15HD connector (P8) on the board supports connectivity to an external VGAsource. The VGA input codec circuitry utilizes an Analog Devices AD9980 device (U19).The AD9980 is an 8-bit 95 MSPS interface optimized for capturing YPbPr video and RGBgraphics signals. Its 95 MSPS encode rate supports HDTV video modes and graphicsresolutions up to XGA (1024 × 768 at 85 Hz). The Analog Devices AD9980 device iscontrolled by way of the Video IIC bus.Table 1-20 shows the connections for the VGA input video codec.Table 1-19: Piezo ConnectionName FPGA Pinpiezo G30Table 1-20: VGA Interface ConnectionsNet Name FPGA PinVGA_IN_RED0 AG5VGA_IN_RED1 AF5VGA_IN_RED2 W7VGA_IN_RED3 V7VGA_IN_RED4 AH5