Xilinx ML505 User Manual

Also see for ML505: Quick start Quick start Getting Started Tutorial

Contents

Xilinx ML505 User Manual Manual pdf 27 page image

ML505/ML506/ML507 Evaluation Platform www.xilinx.com 27UG347 (v3.1.1) October 7, 2009Detailed DescriptionR12. RS-232 Serial PortThe ML50x board contains one male DB-9 RS-232 serial port, allowing the FPGA tocommunicate serial data with another device. The serial port is wired as a host (DCE)device. Therefore, a null modem cable is normally required to connect the board to theserial port on a computer. The serial port is designed to operate up to 115200 Bd. Aninterface chip is used to shift the voltage level between FPGA and RS-232 signals.Note: The FPGA is connected only to the TX and RX data pins on the serial port. Therefore, otherRS-232 signals, including hardware flow-control signals, are not used. Flow control should bedisabled when communicating with a computer.A secondary serial interface is available by using header J61 to support debug of the USBcontroller chip. Header J61 brings out RS-232 voltage level signals for ground, TX data, andRX data.13. 16-Character x 2-Line LCDThe ML50x board has a 16-character x 2-line LCD (Tianma TM162VBA6) on the board todisplay text information. Potentiometer R87 adjusts the contrast of the LCD. The datainterface to the LCD is connected to the FPGA to support 4-bit mode only. The CPLD isused to shift the voltage level between the FPGA and the LCD. The LCD module has aconnector that allows the LCD to be removed from the board to access to the componentsbelow it.Caution! Care should be taken not to scratch or damage the surface of the LCD window.14. IIC Bus with 8-Kb EEPROMAn IIC EEPROM (STMicroelectronics M24C08) is provided on the board to store non-volatile data such as an Ethernet MAC address. The EEPROM write protect is disabled onthe board. IIC bus pull-up resistors are provided on the board.The IIC bus is extended to the expansion connector so that the user can add additional IICdevices and share the IIC controller in the FPGA. If the expansion IIC bus is to be utilized,the user must have additional IIC pull-up resistors present on the expansion card.Bidirectional level shifting transistors allow the expansion card to utilize 2.5V to 5Vsignaling on IIC.15. DVI ConnectorA DVI connector (P7) is present on the board to support an external video monitor. TheDVI circuitry utilizes a Chrontel CH7301C capable of 1600 X 1200 resolution with 24-bitcolor. The video interface chip drives both the digital and analog signals to the DVIconnector. A DVI monitor can be connected to the board directly. A VGA monitor can alsobe connected to the board using the supplied DVI-to-VGA adaptor. The ChrontelCH7301C is controlled by way of the video IIC bus.