ML501 Evaluation Platform www.xilinx.com 11UG226 (v1.3) November 10, 2008IntroductionRBlock DiagramFigure 1-1 shows a block diagram of the ML501 Evaluation Platform (board).Figure 1-1: Virtex-5 FPGA ML501 Evaluation Platform Block DiagramVirtex-5 LXFPGAUG226_03_083006GPIO(Button/LED/DIP Switch)PLL Clock GeneratorPlus User OscillatorSystem MonitorSMA(Differential In/Out Clocks)Dual PS/2FlashSyncSRAMPlatform FlashSPISystem ACEControllerCPLDMisc. Glue LogicSelectMapSPI CfgBPI Flash CfgSlave SerialJTAGJTAG JTAG JTAGMaster SerialXGI HeaderUSBController10/100/1000Ethernet PHYAC97Audio CODECBattery andFan HeaderCF PC4RS-232 XCVRVideo DAC16 X 32Character LCDIIC EEPROMRJ-45Line Out /HeadphoneDigital AudioMic In / Line InSerialPiezo/SpeakerHostPeripheralPeripheral16321632 3216PT Host 240W10A Switching RegulatorPT Host 230W6A Switching RegulatorPT Host 230W6A Switching RegulatorTPS744013A LDO5V Brick3A2.5VTo VCCAUXTPS744013A LDO2.5VTo FPGA I/OTo FPGA I/OTPS511003A LDO0.9VTo VTTVREFTPS511003A LDO0.9VTo VTT3.3V5V1.8VTo PROMTo DDR2 SO-DIMM1.0VTo FPGA CoreUser IIC BusDDR2SO-DIMMDVI-I Video OutTo USB and PS/2