Xilinx Virtex-4 User Manual
Also see for Virtex-4 RocketIO: User guideConfiguration user guide
                                                                                                                                                                                | |
Contents
| 
22 www.xilinx.com Embedded Tri-Mode Ethernet MAC User GuideUG074 (v2.2) February 22, 2010Chapter 2: Ethernet MAC Architecture REthernet MAC Signal DescriptionsThis section defines all of the Ethernet MAC primitive signals. The signals are divided intothe following categories:• “Client Signals,” page 22• “Clock Signals,” page 25• “Host Interface Signals,” page 26• “Reset and CLIENTEMAC#DCMLOCKED Signals,” page 27• “Tie-Off Pins,” page 28• “Management Data Input/Output (MDIO) Interface Signals,” page 32• “Mode-Dependent Signals,” page 32• “RocketIO Multi-Gigabit Transceiver Signals,” page 34All the signals available in the Ethernet MAC primitive are described in this section. The #symbol denotes the EMAC0 or EMAC1 signals.Client SignalsClient-Side Transmit (TX) SignalsTable 2-1 describes the client-side transmit signals in the Ethernet MAC. These signals areused to transmit data from the client to the Ethernet MAC.Table 2-1: Transmit Client Interface SignalsSignal Direction DescriptionCLIENTEMAC#TXD[15:0] InputFrame data for transmit. The data path can be configured to beeither 8 or 16 bits wide. Bits [7:0] are used for 8-bit width. The16-bit interface is available only in 1000BASE-X PCS/PMAmode. See “Transmit (TX) Client – 16-bit Wide Interface” inChapter 3.CLIENTEMAC#TXDVLD Input Asserted by the client to indicate a valid data input atCLIENTEMAC#TXD[7:0].CLIENTEMAC#TXDVLDMSW InputWhen the width of CLIENTEMAC#TXD is set to 16 bits wide,this signal denotes an odd number of bytes in the transmit datapath. In the frame with an odd number of bytes, theCLIENTEMAC#TXD[7:0] is valid on the last byte.When the width of CLIENTEMAC#TXD is set to 8 bits wide, thissignal is connected to ground.CLIENTEMAC#TXFIRSTBYTE InputIs asserted High for one clock cycle to indicate the start of dataflow on CLIENTEMAC#TXD. See Figure 3-3, “Normal FrameTransmission Across Client Interface” in Chapter 3. Can begrounded if not used.CLIENTEMAC#TXIFGDELAY[7:0] Input Configurable inter-frame gap (IFG) adjustment for full-duplexmode.CLIENTEMAC#TXUNDERRUN Input Asserted by the client to force the Ethernet MAC to corrupt thecurrent frame.CLIENTEMAC#TXCLIENTCLKIN Input See “Transmit Clocking Scheme” in Chapter 5.www.BDTIC.com/XILINX |
This manual is suitable for:
manualsdatabase
Your AI-powered manual search engine