Xilinx Virtex-4 User Manual
Also see for Virtex-4 RocketIO: User guideConfiguration user guide
                                                                                                                                                                                | |
Contents
| 
32 www.xilinx.com Embedded Tri-Mode Ethernet MAC User GuideUG074 (v2.2) February 22, 2010Chapter 2: Ethernet MAC Architecture RUnicast AddressTable 2-12 describes the 48 tie-off pins (TIEEMAC#UNICASTADDR[47:0]) used to set theEthernet MAC address for the Virtex-4 FPGA Embedded Tri-Mode Ethernet MAC.Management Data Input/Output (MDIO) Interface SignalsTable 2-13 describes the Management Data Input/Output (MDIO) interface signals. TheMDIO format is defined in IEEE Std 802.3, Clause 22.Mode-Dependent SignalsThe Ethernet MAC has several signals that change definition depending on the selectedoperating mode. This section describes the basic signals in the various operating modes.Data and Control SignalsTable 2-14 shows the data and control signals for the different modes. They are set from thetie-off pins. These signals are multiplexed, and their functionality is defined when themode is set.Table 2-12: Unicast Address PinsSignal Direction DescriptionTIEEMAC#UNICASTADDR[47:0] InputThis 48-bit wide tie-off is used to set the Ethernet MAC unicastaddress used by the address filter block to see if the incomingframe is destined for the Ethernet MAC.The address is ordered for the least significant byte in the registerto have the first byte transmitted or received; for example, anEthernet MAC address of 06-05-04-03-02-01 is stored in byte[47:0] as 0x010203040506.Notes:1. All of the TIEEMAC#UNICASTADDR[47:0] bits are registered on input and can be treated as asynchronous inputs.Table 2-13: MDIO Interface SignalsSignal Direction DescriptionEMAC#PHYMCLKOUT Output Management clock derived from the host clock orPHYEMAC#MCLKIN.PHYEMAC#MCLKIN InputWhen the host is not used, access to the PCS must be provided byan external MDIO controller. In this situation, the managementclock is an input to the core.PHYEMAC#MDIN Input Signal from the physical interface for communicating theconfiguration and status. If unused, must be tied High.EMAC#PHYMDOUT Output Signal to output the configuration and command to the physicalinterface.EMAC#PHYMDTRI Output The 3-state control to accompany EMAC#PHYMDOUT.www.BDTIC.com/XILINX |
This manual is suitable for:
manualsdatabase
Your AI-powered manual search engine