Manuals database logo
manualsdatabase
Your AI-powered manual search engine

Xilinx Virtex-6 FPGA manuals

Virtex-6 FPGA first page preview

Virtex-6 FPGA

Brand: Xilinx | Category: Motherboard
Table of contents
  1. revision history
  2. Table Of Contents
  3. Table Of Contents
  4. Guide Contents
  5. Additional Support Resources
  6. Overview
  7. Features
  8. Block Diagram
  9. Detailed Description
  10. Virtex-6 XC6VLX240T-1FFG1156 FPGA
  11. I/O Voltage Rails
  12. MB DDR3 Memory SODIMM
  13. Mb Platform Flash XL
  14. ML605 Flash Boot Options
  15. System ACE CF and CompactFlash Connector
  16. USB JTAG
  17. Clock Generation
  18. SMA Connectors (Differential)
  19. Multi-Gigabit Transceivers (GTX MGTs)
  20. PCI Express Endpoint Connectivity
  21. SFP Module Connector
  22. Tri-Speed Ethernet PHY
  23. SGMII GTX Transceiver Clock Generation
  24. USB-to-UART Bridge
  25. USB Controller
  26. DVI Codec
  27. Kb NV Memory
  28. Status LEDs
  29. Ethernet PHY Status LEDs
  30. FPGA INIT and DONE LEDs
  31. User LEDs
  32. User Pushbutton Switches
  33. User DIP Switch
  34. User SMA GPIO
  35. LCD Display (16 Character x 2 Lines)
  36. Switches
  37. FPGA_PROG_B Pushbutton SW4 (Active-Low)
  38. System ACE CF CompactFlash Image Select DIP Switch S1
  39. Mode, Osc Enable, Boot EEPROM Select, and Addr Select DIP Switch S2
  40. VITA 57.1 FMC HPC Connector
  41. VITA 57.1 FMC LPC Connector
  42. Power Management
  43. Onboard Power Regulation
  44. System Monitor
  45. Configuration Options
  46. connector pinout
Virtex-6 FPGA first page preview

Virtex-6 FPGA

Brand: Xilinx | Category: Transceiver
Table of contents
  1. Revision History
  2. Table Of Contents
  3. Table Of Contents
  4. Table Of Contents
  5. Table Of Contents
  6. Table Of Contents
  7. Table Of Contents
  8. Table Of Contents
  9. Guide Contents
  10. Additional Resources
  11. Overview
  12. Port and Attribute Summary
  13. Virtex-6 FPGA GTX Transceiver Wizard
  14. Simulation
  15. Ports and Attributes
  16. SIM_GTXRESET_SPEEDUP
  17. SIM_RECEIVER_DETECT_PASS
  18. SIM_VERSION
  19. FF484 Package Placement Diagrams
  20. FF784 Package Placement Diagrams
  21. FF1156 Package Placement Diagrams
  22. FF1759 Package Placement Diagrams
  23. FF1154 Package Placement Diagrams
  24. FF1155 Package Placement Diagrams
  25. FF1923 Package Placement Diagrams
  26. FF1924 Package Placement Diagrams
  27. Reference Clock Input Structure
  28. Use Modes: Reference Clock Termination
  30. Single External Reference Clock Use Model
  31. Multiple External Reference Clocks Use Model
  32. Functional Description
  34. PLL Settings for Common Protocols
  35. Power Down
  36. Generic Power-Down Capabilities
  37. PLL Power Down
  38. Power-Down Features for PCI Express Operation
  40. ACJTAG
  42. TX Overview
  43. FPGA TX Interface
  44. TXUSRCLK and TXUSRCLK2 Generation
  46. Using TXOUTCLK to Drive the GTX TX
  47. TXOUTCLK Driving a GTX TX in 4-Byte Mode (Single Lane)
  48. TXOUTCLK Driving a GTX TX in 1-Byte Mode (Single Lane)
  49. TXOUTCLK Driving More Than One GTX TX in 4-Byte Mode (Multiple Lanes)
  50. TXOUTCLK Driving More Than One GTX TX in 1-Byte Mode (Multiple Lanes)
  51. TX Initialization
  53. GTX TX Reset in Response to Completion of Configuration
  54. GTX TX Component-Level Resets
  55. After Power-up and Configuration
  56. TX 8B/10B Encoder
  57. K Characters
  58. Enabling and Disabling 8B/10B Encoding
  59. Enabling the TX Gearbox
  60. TX Gearbox Operating Modes
  61. External Sequence Counter Operating Mode
  62. Internal Sequence Counter Operating Mode
  63. TX Buffer
  65. TX Buffer Bypass
  66. Using the TX Phase-Alignment Circuit to Bypass the Buffer
  67. TX Phase Alignment after Rate Change Use Mode
  68. Using the TX Phase Alignment Circuit to Minimize TX Lane-to-Lane Skew
  69. Transmit Fabric Clocking Use Model for TX Buffer Bypass
  70. TX Pattern Generator
  72. TX Oversampling
  73. TX Fabric Clock Output Control
  74. Serial Clock Divider
  76. PCI Express Clocking Use Mode
  77. Rate Change Use Mode for PCI Express 2.0 Operation
  78. TX Configurable Driver
  80. Use Modes – TX Driver
  81. TX Receiver Detect Support for PCI Express Designs
  82. TX Out-of-Band Signaling
  84. RX Overview
  85. RX Analog Front End
  87. Use Modes – RX Termination
  88. Use Mode – Resistor Calibration
  89. RX Out-of-Band Signaling
  90. RX Equalizer
  92. Use Mode – Continuous Time RX Linear Equalizer Only
  93. Use Mode – Auto-To-Fix
  96. RX Fabric Clock Output Control
  99. RX Margin Analysis
  100. Eye Outline Scan Mode
  101. RX Polarity Control
  102. RX Oversampling
  105. RX Byte and Word Alignment
  106. Enabling Comma Alignment
  107. Activating Comma Alignment
  108. Alignment Boundaries
  110. RX Loss-of-Sync State Machine
  112. RX 8B/10B Decoder
  113. RX Running Disparity
  115. RX Buffer Bypass
  117. Using the RX Phase Alignment Circuit to Bypass the Buffer
  118. RX Elastic Buffer
  120. Using the RX Elastic Buffer for Channel Bonding or Clock Correction
  122. Using RX Clock Correction
  123. Clock Correction Options
  124. RX Channel Bonding
  125. Using RX Channel Bonding
  126. Connecting Channel Bonding Ports
  127. Setting Channel Bonding Sequences
  128. Precedence between Channel Bonding and Clock Correction
  129. RX Gearbox
  130. Enabling the RX Gearbox
  131. RX Gearbox Block Synchronization
  132. RX Initialization
  133. GTX RX Reset in Response to Completion of Configuration
  134. Link Idle Reset Support
  136. After Changing the Reference Clock to RX PLL
  137. After Connecting RXN/RXP
  138. After Comma Realignment
  139. RXUSRCLK and RXUSRCLK2 Generation
  142. Termination Resistor Calibration Circuit
  143. Managing Unused GTX Transceivers
  144. Unused Quad Column
  145. Partially Unused Quad Column
  146. Partially Used Quad
  147. Reference Clock
  148. Reference Clock Checklist
  149. AC Coupled Reference Clock
  150. Power Supply Regulators
  151. Switching Regulator
  152. Power Supply Distribution Network
  153. Board Stackup
  154. GTX Transceiver Power Connections
  155. Signal BGA Breakout
  156. Crosstalk
  157. Appendix A: 8B/10B Valid Characters
  162. Appendix B: DRP Address Map of the GTX Transceiver
  168. GTX TX Latency
  169. GTX RX Latency
Virtex-6 FPGA first page preview

Virtex-6 FPGA

Brand: Xilinx | Category: Motherboard
Virtex-6 FPGA first page preview

Virtex-6 FPGA

Brand: Xilinx | Category: Control Unit
Virtex-6 FPGA first page preview

Virtex-6 FPGA

Brand: Xilinx | Category: Transceiver
Table of contents
  1. Revision History
  2. Table Of Contents
  3. Table Of Contents
  4. Table Of Contents
  5. Guide Contents
  6. Additional Resources
  7. Overview
  8. Port and Attribute Summary
  9. Virtex-6 FPGA GTH Transceiver Wizard
  10. Simulation
  11. FF1155 Package Diagrams
  12. FF1923 and FF1924 Package Diagrams
  13. Reference Clock Input Structure
  14. Ports and Attributes
  15. Reference Clock Distribution and Selection
  16. Clocking from an External Source
  17. Functional Description
  19. PLL Settings for the Common Protocol
  21. GTH Quad Initialization in Response to Completion of Configuration
  22. GTH Quad Reset in Response to GTHRESET
  23. Resetting the Transmit Datapath
  24. Power Down
  25. Using Power Down
  26. Near-end PCS Loopback
  28. Dynamic Reconfiguration Port
  29. Management Interface
  30. Using the Management Interface
  31. FPGA TX Interface
  33. Transmit Clocking
  34. Configuring the Transmitter for Multi-lane Applications
  35. Enabling 8B/10B Mode
  36. TX 64B/66B Block
  37. Enabling 64B/66B Mode
  38. Enabling Raw Mode
  39. TX Pattern Generator
  40. TX Polarity Control
  41. TX Configurable Driver
  43. Setting the TX Driver
  44. Pre-Cursor Emphasis
  45. RX Analog Front End
  48. Setting the RX Equalization
  49. CTLE
  51. RX Polarity Control
  52. RX Pattern Checker
  54. Using RX Pattern Checker
  57. RX 64B/66B Block
  61. Receive Clocking
  62. Configuring the Receiver for Multi-lane Applications
  64. Termination Resistor Calibration Circuit
  65. GTH Transceiver Reference Clock Checklist
  66. Reference Clock Interface
  67. Unused Reference Clocks
  68. Crosstalk
Virtex-6 FPGA first page preview

Virtex-6 FPGA

Brand: Xilinx | Category: Monitor
Table of contents
  1. revision history
  2. Table Of Contents
  3. Table Of Contents
  4. about this guide
  5. Additional Support Resources
  6. Virtex-6 FPGA System Monitor
  7. System Monitor Primitive
  8. User Attributes
  9. Analog-to-Digital Converter
  10. temperature sensor
  11. Power Supply Sensor
  12. Status Registers
  13. Flag Register
  14. Test Registers (43h to 47h)
  15. Channel Sequencer Registers (48h to 4Fh)
  16. System Monitor JTAG DRP Read Operation
  17. JTAG DRP Commands
  18. DRP Arbitration
  19. System Monitor Control Logic
  20. ADC Channel Selection (48h and 49h)
  21. ADC Channel Averaging (4Ah and 4Bh)
  22. ADC Channel Analog-Input Mode (4Ch and 4Dh)
  23. Supply Sensor Alarms
  24. Thermal Diode (DXP and DXN)
  25. Calibration Coefficients
  26. System Monitor Timing
  27. acquisition phase
  28. Conversion Phase
  29. Event-Driven Sampling
  30. Analog Inputs
  31. Auxiliary Analog Inputs
  32. Adjusting the Acquisition Time
  33. Unipolar Input Signals
  34. Bipolar Input Signals
  35. Application Guidelines
  36. External Analog Inputs
  37. Example Instantiation of SYSMON
  38. SYSMON I/O
  39. SYSMON Attributes
  40. Simulation of the SYSMON Design
  41. EDK Support for System Monitor
  42. ChipScope Pro Tool and System Monitor
Virtex-6 FPGA first page preview

Virtex-6 FPGA

Brand: Xilinx | Category: Motherboard
Virtex-6 FPGA first page preview

Virtex-6 FPGA

Brand: Xilinx | Category: Cables and connectors
Virtex-6 FPGA first page preview

Virtex-6 FPGA

Brand: Xilinx | Category: Motherboard
Virtex-6 FPGA first page preview

Virtex-6 FPGA

Brand: Xilinx | Category: Computer Hardware
Related products
Alveo U50Alveo U50DDMultiLINXMultiLINX DLC4MultiLINX DLC5MultiLINX DLC6MultiLINX Series
Xilinx categories
Motherboard
Computer Hardware
Controller
I/O Systems
Transceiver
Microcontrollers
Network Card
Cables and connectors
PCI Card
Video Card
More Xilinx categories
Manuals database logo
manualsdatabase
Your AI-powered manual search engine