Manuals database logo
manualsdatabase
Your AI-powered manual search engine

Xilinx Virtex-4 RocketIO User Manual

Also see for Virtex-4 RocketIO: Configuration user guideUser guide

Page 1 preview
Page 2 preview
Page 3 preview
Page 4 preview
Page 5 preview
Page 6 preview
Page 7 preview
Page 8 preview
Page 9 preview
Page 10 preview
Page 11 preview
Page 12 preview
Page 13 preview
Page 14 preview
Page 15 preview
Page 16 preview
Page 17 preview
Page 18 preview
Page 19 preview
Page 20 preview
Page 21 preview
Page 22 preview
Page 23 preview
Page 24 preview
Page 25 preview
Page 26 preview
Page 27 preview
Page 28 preview
Page 29 preview
Page 30 preview
Page 31 preview
Page 32 preview
Page 33 preview
Page 34 preview
Page 35 preview
Page 36 preview
Page 37 preview
Page 38 preview
Page 39 preview
Page 40 preview
Page 41 preview
Page 42 preview
Page 43 preview
Page 44 preview
Page 45 preview
Page 46 preview
Page 47 preview
Page 48 preview
Page 49 preview
Page 50 preview
Page 51 preview
Page 52 preview
Page 53 preview
Page 54 preview
Page 55 preview
Page 56 preview
Page 57 preview
Page 58 preview
Page 59 preview
Page 60 preview
Page 61 preview
Page 62 preview
Page 63 preview
Page 64 preview
Page 65 preview
Page 66 preview
Page 67 preview
Page 68 preview
Page 69 preview
Page 70 preview
Page 71 preview
Page 72 preview
Page 73 preview
Page 74 preview
Page 75 preview
Page 76 preview
Page 77 preview
Page 78 preview
Page 79 preview
Page 80 preview
Page 81 preview
Page 82 preview
Page 83 preview
Page 84 preview
Page 85 preview
Page 86 preview
Page 87 preview
Page 88 preview
Page 89 preview
Page 90 preview
Page 91 preview
Page 92 preview
Page 93 preview
Page 94 preview
Page 95 preview
Page 96 preview
Page 97 preview
Page 98 preview
Page 99 preview
Page 100 preview
Page 101 preview
Page 102 preview
Page 103 preview
Page 104 preview
Page 105 preview
Page 106 preview
Page 107 preview
Page 108 preview
Page 109 preview
Page 110 preview
Page 111 preview
Page 112 preview
Page 113 preview
Page 114 preview
Page 115 preview
Page 116 preview
Page 117 preview
Page 118 preview
Page 119 preview
Page 120 preview
Page 121 preview
Page 122 preview
Page 123 preview
Page 124 preview
Page 125 preview
Page 126 preview
Page 127 preview
Page 128 preview
Page 129 preview
Page 130 preview
Page 131 preview
Page 132 preview
Page 133 preview
Page 134 preview
Page 135 preview
Page 136 preview
Page 137 preview
Page 138 preview
Page 139 preview
Page 140 preview
Page 141 preview
Page 142 preview
Page 143 preview
Page 144 preview
Page 145 preview
Page 146 preview
Page 147 preview
Page 148 preview
Page 149 preview
Page 150 preview
Page 151 preview
Page 152 preview
Page 153 preview
Page 154 preview
Page 155 preview
Page 156 preview
Page 157 preview
Page 158 preview
Page 159 preview
Page 160 preview
Page 161 preview
Page 162 preview
Page 163 preview
Page 164 preview
Page 165 preview
Page 166 preview
Page 167 preview
Page 168 preview
Page 169 preview
Page 170 preview
Page 171 preview
Page 172 preview
Page 173 preview
Page 174 preview
Page 175 preview
Page 176 preview
Page 177 preview
Page 178 preview
Page 179 preview
Page 180 preview
Page 181 preview
Page 182 preview
Page 183 preview
Page 184 preview
Page 185 preview
Page 186 preview
Page 187 preview
Page 188 preview
Page 189 preview
Page 190 preview
Page 191 preview
Page 192 preview
Page 193 preview
Page 194 preview
Page 195 preview
Page 196 preview
Page 197 preview
Page 198 preview
Page 199 preview
Page 200 preview
Page 201 preview
Page 202 preview
Page 203 preview
Page 204 preview
Page 205 preview
Page 206 preview
Page 207 preview
Page 208 preview
Page 209 preview
Page 210 preview
Page 211 preview
Page 212 preview
Page 213 preview
Page 214 preview
Page 215 preview
Page 216 preview
Page 217 preview
Page 218 preview
Page 219 preview
Page 220 preview
Page 221 preview
Page 222 preview
Page 223 preview
Page 224 preview
Page 225 preview
Page 226 preview
Page 227 preview
Page 228 preview
Page 229 preview
Page 230 preview
Page 231 preview
Page 232 preview
Page 233 preview
Page 234 preview
Page 235 preview
Page 236 preview
Page 237 preview
Page 238 preview
Page 239 preview
Page 240 preview
Page 241 preview
Page 242 preview
Page 243 preview
Page 244 preview
Page 245 preview
Page 246 preview
Page 247 preview
Page 248 preview
Page 249 preview
Page 250 preview
Page 251 preview
Page 252 preview
Page 253 preview
Page 254 preview
Page 255 preview
Page 256 preview
Page 257 preview
Page 258 preview
Page 259 preview
Page 260 preview
Page 261 preview
Page 262 preview
Page 263 preview
Page 264 preview
Page 265 preview
Page 266 preview
Page 267 preview
Page 268 preview
Page 269 preview
Page 270 preview
Page 271 preview
Page 272 preview
Page 273 preview
Page 274 preview
Page 275 preview
Page 276 preview
Page 277 preview
Page 278 preview
Page 279 preview
Page 280 preview
Page 281 preview
Page 282 preview
Page 283 preview
Page 284 preview
Page 285 preview
Page 286 preview
Page 287 preview
Page 288 preview
Page 289 preview
Page 290 preview
Page 291 preview
Page 292 preview
Page 293 preview
Page 294 preview
Page 295 preview
Page 296 preview
Page 297 preview
Page 298 preview
Page 299 preview
Page 300 preview
Page 301 preview
Page 302 preview
Page 303 preview
Page 304 preview
Page 305 preview
Page 306 preview
Page 307 preview
Page 308 preview
Page 309 preview
Page 310 preview
Page 311 preview
Page 312 preview
Page 313 preview
Page 314 preview
Page 315 preview
Page 316 preview
Page 317 preview
Page 318 preview
Page 319 preview
Page 320 preview
Page 321 preview
Page 322 preview
Page 323 preview
Page 324 preview
Page 325 preview
Page 326 preview
Page 327 preview
Page 328 preview
Page 329 preview
Page 330 preview
Page 331 preview
Page 332 preview
Page 333 preview
Page 334 preview
Page 335 preview
Page 336 preview
Page 337 preview
Page 338 preview
Page 339 preview
Contents
  1. revision history
  2. Table Of Contents
  3. Table Of Contents
  4. Table Of Contents
  5. Table Of Contents
  6. Table Of Contents
  7. Table Of Contents
  8. Table Of Contents
  9. Table Of Contents
  10. MGT Features
  11. User Guide Organization
  12. Related Information
  13. Port and Attribute Names
  14. Typographical
  15. basic architecture and capabilities
  16. Figure 1-1: RocketIO Multi-Gigabit Transceiver Block Diagram
  17. configuring the rocketio mgt
  18. Attributes
  19. Byte Mapping
  20. Clock Distribution
  21. Figure 2-1: MGT Column Clocking
  22. GT11CLK_MGT and Reference Clock Routing
  23. MGT Clock Ports and Attributes
  24. Common Reference Clock Use Models
  25. Fabric Clocks
  26. PMA Transmit Clocks
  27. PMA Receive Clocks
  28. RX and TX PLL Voltage-Controlled Oscillator (VCO) Operating Frequency
  29. Figure 2-6: Transmitter and Receiver Line Rates
  30. Figure 2-7: PCS Receive Clocking Domains and Datapaths
  31. PMA Configurations
  32. Figure 2-9: Low-Latency Clocking
  33. Figure 2-10: DCM Clocking
  34. Figure 2-11: Receive Clocking Decision Flow (Page 1 of 2)
  35. Figure 2-11 (Cont'd): Receive Clocking Decision Flow (Page 2 of 2)
  36. Figure 2-12: Transmit Clocking Decision Flow (Page 1 of 2)
  37. Figure 2-12 (Cont'd): Transmit Clocking Decision Flow (Page 2 of 2)
  38. RXCLKSTABLE and TXCLKSTABLE
  39. Resets
  40. TXRESET
  41. CRC Reset
  42. Figure 2-14: Flow Chart of TX Reset Sequence Where TX Buffer Is Used
  43. Figure 2-15: Resetting the Transmitter Where TX Buffer Is Used
  44. Figure 2-16: Flow Chart of TX Reset Sequence Where TX Buffer Is Bypassed
  45. and tx_align_err Is Not Used
  46. Figure 2-18: Resetting the Transmitter Where TX Buffer Is Bypassed
  47. Figure 2-19: Flow Chart of Receiver Reset Sequence Where RX Buffer Is Used
  48. Figure 2-20: Resetting the Receiver in Digital CDR Mode Where RX Buffer Is Used
  49. Figure 2-21: Resetting the Receiver in Analog CDR Mode Where RX Buffer Is Used
  50. Figure 2-22: Flow Chart of Receiver Reset Sequence Where RX Buffer Is Bypassed
  51. Reset Considerations
  52. RX Reset Sequence Background
  53. Top-Level Architecture
  54. Fabric Interface Synchronicity
  55. Bus Interface
  56. Internal Bus Width Configuration
  57. Fabric Interface Functionality
  58. Figure 3-5: Fabric Interface Timing
  59. PCS Bypass Byte Mapping
  60. B/10B Encoding/Decoding
  61. Encoder
  62. txchardispval and txchardispmode
  63. TXCHARISK
  64. Decoder
  65. RXCHARISK and RXRUNDISP
  66. RXNOTINTABLE
  67. Non-Standard Running Disparity Example
  68. Summary
  69. Bit / 10-Bit Alignment
  70. Figure 3-13: 6-Bit Alignment Mux Position
  71. SONET Alignment
  72. Figure 3-16: SONET Alignment Sequence (2-Byte External Data Interface Width)
  73. Alignment Status
  74. RXSLIDE
  75. Clock Correction Sequences
  76. CLK_COR_SEQ_LEN Attributes
  77. Determining Correct CLK_COR_MIN_LAT and CLK_COR_MAX_LAT
  78. Channel Bonding
  79. cccb_arbitrator_disable attribute
  80. Disable Channel Bonding
  81. Figure 3-20: Daisy-Chained Transceiver CHBONDI/CHBONDO Buses
  82. RX Fabric Interface and Channel Bonding
  83. Event Indication
  84. Digital Receiver
  85. Figure 3-23: Digital Receiver Example
  86. Clocking in Buffered Mode
  87. www.xilinx.com Virtex-4 RocketIO MGT User Guide UG076 (v4.1) November 2
  88. Serial I/O Description
  89. Emphasis
  90. Figure 4-3: Effect of 3-Tap Pre-Emphasis on a Pulse Signal
  91. Figure 4-4: TX with Minimal Pre-Emphasis
  92. Figure 4-5: RX after 36 Inches FR4 and Minimal Pre-Emphasis
  93. Figure 4-6: TX with Maximal Pre-Emphasis
  94. Differential Receiver
  95. Receiver Lock Control
  96. Figure 4-8: AC Response of Continuous-Time Linear Receiver Equalizer
  97. Special Analog Functions
  98. POWERDOWN
  99. RXDCCOUPLE
  100. Figure 5-1: 32-bit CRC Inputs and Outputs
  101. Functionality
  102. Figure 5-2: 64-Bit to 32-Bit Core Interface
  103. handling end-of-packet residue
  104. Bit Example
  105. Bit Transmission, Hold CRC, and Residue of 8-Bit Example
  106. Implementation
  107. Physical Requirements
  108. Figure 6-1: MGT Tile Power and Serial I/O Pins
  109. Power Supply Requirements
  110. Voltage Regulation
  111. Figure 6-4: Power Filtering Network for One MGT Tile
  112. Powering Unused MGTs
  113. Figure 6-6: Optimizing Filtering for an MGT Column
  114. Reference Clock
  115. Termination
  116. AC and DC Coupling
  117. Figure 6-11: AC-Coupled Serial Link
  118. SelectIO-to-MGT Crosstalk
  119. Routing Serial Traces
  120. Differential Trace Design
  121. Figure 6-15: Obstacle Route Geometry
  122. Model Considerations
  123. HSPICE
  124. Out-of-Band (OOB) Signaling
  125. Simulating in Verilog
  126. Phase-Locked Loop
  127. MGT Ports that Cannot Be Simulated
  128. MGT Package Pins
  129. Introduction
  130. Receiver
  131. Transmitter
  132. PCS Data Path Latency
  133. Ports and Attributes
  134. Use Models
  135. TX Low Latency Buffered Mode with Channel Deskew
  136. Figure 8-4: TX Low Latency Buffered Mode: Use Models TX_1A, TX_2A
  137. Figure 8-5: TX Low Latency Buffered Mode: Use Models TX_1B, TX_2B
  138. Figure 8-6: TX Low Latency Buffered Mode: Use Models TX_1C, TX_2C
  139. Figure 8-7: TX Low Latency Buffered Mode: Use Models TX_1D, TX_2D
  140. Figure 8-8: TX Low Latency Buffered Mode: Use Model TX_2E
  141. Figure 8-9: TX Low Latency Buffered Mode: Use Model TX_2F
  142. Figure 8-10: TX Low Latency Buffered Mode: Use Model TX_2G
  143. Skew
  144. TX Low Latency Buffer Bypass Mode
  145. Figure 8-13: TX Low Latency Buffer Bypass Mode: Use Model TX_3A
  146. Timing
  147. Worst-Case TX Skew Estimation
  148. synchronization clock = grefclk, txphasesel = false
  149. TX Skew Estimation Examples
  150. RX Latency
  151. Figure 8-16: RX Low Latency Buffered Mode: Use Model RX_1A
  152. Figure 8-17: RX Low Latency Buffered Mode: Use Model RX_1B
  153. Reset
  154. RX Low Latency Buffer Bypass Mode
  155. Figure 8-19: RX Low Latency Buffer Bypass Mode: Use Model RX_2A
  156. Figure 8-20: RX Low Latency Buffer Bypass Mode: Use Model RX_2B
  157. RXSYNC
  158. XAUI
  159. Powering the RocketIO MGTs
  160. Clock Traces
  161. How Fast is Fast
  162. Relative Permittivity
  163. Traces
  164. Figure 10-1: Differential Edge-Coupled Centered Stripline
  165. Trace Routing
  166. Cable
  167. excess capacitance and inductance
  168. Figure 11-1: TDR Signature of Shunt Capacitance
  169. Figure 11-4: 2D Field Solver Analysis of 5 Mil Trace and 28 Mil Pad
  170. Figure 11-6: Ansoft HFSS Model of Capacitor with a Pad Clear-Out
  171. on Log (Frequency) Scale
  172. Differential Vias
  173. Figure 11-11: Differential GSSG Via in 16-layer PCB from Pins L11 and L6
  174. Microstrip/Stripline Bends
  175. Figure 11-14: Simulated TDR of 45 Degree Bends with Jog-Outs
  176. Figure 11-16: Simulated Phase Response of 45 Degree Bends with Jog-Outs
  177. BGA Packages
  178. Summary of Guidelines
  179. Figure 12-1: Differential Via Dimensions
  180. Figure 12-2: BGA Escape Design Example
  181. Figure 12-3: Via Structures for BGA Adjacent SIO
  182. Figure 12-4: XENPAK70 Connector Design Example
  183. Figure 12-5: SMT XFP Connector Design Example
  184. Figure 12-7: Tyco Z-PACK HM-Zd Press-Fit Connector
  185. Figure 12-9: Tyco Z-PACK HM-Zd Press-Fit Connector Design Example
  186. Figure 12-10: SMT DC Blocking Capacitor Design Example
  187. Figure A-1: RocketIO Multi-Gigabit Transceiver Block Diagram
  188. Input Setup/Hold Times Relative to Clock
  189. Figure A-2: MGT Timing Relative to Clock Edge
  190. interface description
  191. Memory Map
  192. receiver sample phase adjustment
  193. Primary Differences
  194. Clocking
  195. Serial Rate Support
  196. Board Guidelines
  197. Other Minor Differences
  198. Loopback
  199. RXSTATUS Bus
/ 339
Related manuals for Xilinx Virtex-4 RocketIO
Xilinx Virtex-5 RocketIO GTP User Manual first page preview
Xilinx Virtex-5 RocketIO GTP User Manual
Xilinx RocketIO User Manual first page preview
Xilinx RocketIO User Manual
Xilinx RocketIO User Manual first page preview
Xilinx RocketIO User Manual
Xilinx RocketIO User Manual first page preview
Xilinx RocketIO User Manual
Xilinx RocketIO X User Manual first page preview
Xilinx RocketIO X User Manual
Xilinx Virtex-6 FPGA User Manual first page preview
Xilinx Virtex-6 FPGA User Manual
Xilinx virtex-5 fpga User Manual first page preview
Xilinx virtex-5 fpga User Manual
Xilinx Virtex-6 FPGA User Manual first page preview
Xilinx Virtex-6 FPGA User Manual
Xilinx Virtex-7 VC7203 User Manual first page preview
Xilinx Virtex-7 VC7203 User Manual
Xilinx Virtex UltraScale+ FPGAs User Manual first page preview
Xilinx Virtex UltraScale+ FPGAs User Manual
This manual is suitable for:
Virtex-4 RocketIO
Manuals database logo
manualsdatabase
Your AI-powered manual search engine