14.2.9.3 Logic diagramsQA1_OPQB61_OPQA1_CLQB61_CLQB1_CLQB1_OPQC1_OPQC2_CLQC11_CLQC2_OPQC11_OPQC3_CLQC3_OPen04000547.vsd=1=1=1=1=1=1=1QC1_CLVPQC11VPQC3VPQC2VPQC1VPQB1VPQB61VPQA1DB_BUS_AVPQB611 QA1CLITL&& >1&1 QB1ITLQB1RELVPQA1VPQC1VPQC2VPQC11QA1_OPQC1_OPQC2_OPQC11_OPVPQC1VPQC11QC1_CLQC11_CLEXDU_ESEXDU_ESQB1_EX1QB1_EX2QA1CLREL1 QB61ITLQB61RELVPQA1VPQC1VPQC2VPQC3QA1_OPQC1_OPQC2_OPQC3_OPQC2_CLQC3_CLQB61_EX2QB61_EX1VPQC2VPQC3& >1&VPQB1IEC04000547 V1 ENQB61_OPen04000548.vsdVPQB61VPQB1 1QC1RELQC1ITLQB1_OPQB1_OPQB1_CL&1QC2RELQC2ITLVPQB1QB1OPTRQB1CLTRVPQB1TRIEC04000548 V1 ENSection 14 1MRK502052-UEN BControl680Technical manual
