Manuals database logo
manualsdatabase
Your AI-powered manual search engine

North Atlantic 68C3 manuals

68C3 first page preview

68C3

Brand: North Atlantic | Category: I/O Systems
Table of contents
  1. MODEL 68C3
  2. GENERAL BOARD SPECIFICATION
  3. SOFTWARE SUPPORT
  4. Table Of Contents
  5. Table Of Contents
  6. Table Of Contents
  7. Table Of Contents
  8. Table Of Contents
  9. Table Of Contents
  10. Table Of Contents
  11. Table Of Contents
  12. Table Of Contents
  13. Table Of Contents
  14. Table Of Contents
  15. Table Of Contents
  16. Table Of Contents
  17. Table Of Contents
  18. Table Of Contents
  19. Table Of Contents
  20. Table Of Contents
  21. SPECIFICATIONS
  22. RS-422/485 (Module PC) – Isolated, Four High Speed RS-422 / 485 Serial Communications
  23. A/D (Module C1) – Ten A/D Channels (1.25 to 10.0 VDC FS) Uni or Bipolar
  24. A/D (Module C2) – Ten A/D Channels (5.0 to 40.0 VDC FS) Uni or Bipolar
  25. A/D (Module C3) – Ten A/D Channels (4-25mA)
  26. A/D (Module C4) – Ten A/D Channels (6.25 to 50.0 VDC FS) Uni or Bipolar
  27. Specifications applicable to channels 1-6 (40 VDC A/D)
  28. I/O (Module D7) – Sixteen TTL Channels— Programmable for I/O
  29. D/A (Module F1) − Ten D/A Outputs (  10 VDC)
  30. D/A (Module F5) − Four D/A High Current Outputs (  20VDC at 100 mA)
  31. D/A (Module J5) − Ten D/A Outputs (  2.5 VDC)
  32. RTD (Module G4) – Six Channel RTD Measurement
  33. Features
  34. A/D Channels
  35. S/D (Module S*) – Four Isolated Synchro/Resolver Measurement Channels
  36. D/S (Module 6*) –Three Isolated Digital-to-SYN/RSL Ch, 0.25 VA Power Output
  37. DLV (Module 5*) – Three Isolated DLV Stimulus Channels, LVDT or RVDT Outputs
  38. SSI Mode
  39. Input
  40. C3 ADDRESS CONFIGURATION
  41. PRODUCT CONFIGURATION AND MEMORY MAP
  42. C3 CARD-LEVEL MODULE CONFIGURATION and MEMORY MAPPING
  43. ARINC 429/575 SIX CHANNEL, TX/RX (MODULE A4)
  44. Receive Operation
  45. Schedule Transmit Commands
  46. Interrupt
  47. Module Factory Defaults
  48. Tx (Transmit) Buffer (FIFO)
  49. Rx FIFO (Buffer) Threshold
  50. Channel Control Low
  51. Channel Control High
  52. Channel Status
  53. Interrupt Enable
  54. Interrupt Status
  55. Mailbox (MBOX) Address Register
  56. Mailbox (MBOX) Data Register
  57. Transmit Trigger Register
  58. Transmit Stop Register
  59. Timestamp Hi + Lo Register
  60. Memory Page Window
  61. Rx Match Memory Layout
  62. DSP Compile Time
  63. MODULE PCI MEMORY MAP – 6 CHANNEL ARINC COMMUNICATIONS (A4)
  64. COMMUNICATIONS (MODULES N7 AND N8)
  65. CANBUS CONTROL AREA NETWORK (MODULE P6, PA)
  66. P6 Specific CAN A/B Register Descriptions
  67. Acceptance Mask LO (set per channel) (P6 – CAN A/B Only)
  68. MSG_ID3
  69. Data Size
  70. PA Specific J1939 Register Descriptions
  71. P6 (CAN A/B) or PA (J1939) Global Register Descriptions
  72. Comm Status for Channel X (Global)
  73. Ch X Baud / Bit Timing Register (Global)
  74. Ch X Baud Rate Prescaler Extension Reg (Global)
  75. PGN_HI (Global)
  76. MODULE (P6) CANBUS CAN A/B PCI REGISTER MAP
  77. MODULE (PA) CANBUS J1939 PCI REGISTER MAP
  78. FOUR CHANNEL, SERIAL (RS232/422/485) (MODULE P8) / ISOLATED RS-422/RS-485 (MODULE PC)
  79. Serial Communications Specifications
  80. Communication Module Factory Defaults: Registers and Delays
  81. Transmit Buffer
  82. Number of Words Rx Buffer
  83. Interface Levels
  84. Tx-Rx Configuration Low
  85. Channel Control Extended
  86. Baud Rate
  87. Rx Buffer Almost Full
  88. Rx Buffer Low Watermark
  89. HDLC Tx Address/Sync Character
  90. XOFF Character
  91. FOUR CHANNEL SERIAL COMMUNICATIONS (MODULE P8/PC) PCI MEMORY MAP
  92. A/D (MODULES C1, C2, C3, C4 & CA)
  93. Data Read
  94. D0 Test Voltage
  95. FIFO Size (per channel)
  96. Trigger Control (per channel)
  97. Software Trigger (per channel)
  98. Test Enable
  99. Open Status
  100. Interrupt and Status Register Operation/Clarification
  101. A/D (MODULES C1, C2, C3 & C4) PCI MEMORY MAP
  102. I/O DIGITAL TTL/CMOS (MODULE D7)
  103. Read Input or Output
  104. Reset Over-Current
  105. I/O DIGITAL TTL/CMOS (MODULE D7) PCI MEMORY MAP
  106. DIFFERENTIAL MULTI-MODE TRANSCEIVERS (MODULE D8)
  107. De-bounce Time
  108. Input/Output Format
  109. Interrupt Vectors
  110. I/O (MODULE D8) PCI MEMORY MAP
  111. D/A (MODULES F & J, EXCEPT J8)
  112. D/A Polarity
  113. Over Current Override
  114. Words in FIFO
  115. Sample Rate
  116. Trigger Control
  117. Over Current Status
  118. D/A (MODULE F OR J, EXCEPT J8) PCI MEMORY MAP
  119. HIGH VOLTAGE D/A (MODULE J8)
  120. D/A Output Range
  121. BIT Status Interrupt Enable
  122. D/A (MODULE J8) PCI MEMORY MAP
  123. THERMOCOUPLE MEASUREMENT (MODULE G3)
  124. Temperature
  125. ADC Data (RAW)
  126. Compensation Type
  127. Update Rate
  128. Appendix A (IEEE 754 Format)
  129. Appendix B (G3 Optional External Isothermal Block Accessory)
  130. Optional Accessory NAI P/N ACC-ISO-THERM-BLK1
  131. THERMOCOUPLE (MODULE G3) PCI MEMORY MAP
  132. RTD (MODULE G4)
  133. Resistance
  134. Wire Lead Resistance Compensation
  135. RTD (MODULE G4) PCI MODULE REGISTER MAP
  136. LOAD/STRAIN (MODULE G5)
  137. data2.
  138. Range
  139. Chop Enable
  140. Filter Configuration
  141. BUSY
  142. Open Status Interrupt Enable
  143. Appendix (G5)
  144. STRAIN GAGE (MODULE G5) PCI MODULE MEMORY REGISTER MAP
  145. I/O DISCRETE (MODULE K6 VER. 4 )
  146. Threshold Programming
  147. Upper Threshold
  148. Read I/O
  149. Current for Source/Sink
  150. Write Output
  151. Read Output Voltage
  152. I/O Discrete (Module K6) – Addendum A (PWM Enhanced Function)
  153. PWM/Timer Period
  154. PWM/TIMER Configuration (Polarity)
  155. PWM/TIMER Mode Enable
  156. DISCRETE (MODULE K6 VER. 4) PCI MODULE MEMORY REGISTER MAP
  157. I/O DISCRETE (MODULE K7)
  158. Input/Switch Interface
  159. Max High Threshold
  160. Read Switch Current (Average)
  161. DISCRETE (MODULE K7) PCI MODULE MEMORY REGISTER MAP
  162. I/O RELAY (MODULE KN, KL)
  163. Status, BIT Fault
  164. I/O RELAY (MODULE KN, KL) PCI MEMORY MAP
  165. DISCRETE/ANALOG TO DIGITAL COMBINATION (MODULE KA)
  166. KA Module A/D Specific Functions
  167. KA Module Discrete I/O Specific Functions
  168. Status Interrupt Enable
  169. DISCRETE / A-D COMBINATION (MODULE KA) PCI MEMORY MAP
  170. LVDT MEASUREMENT (MODULE L*)
  171. Various LVDT Configurations
  172. Bandwidth (BW)
  173. Input Reference Frequency Measurement
  174. Reference Status
  175. OSC (Onboard) Excitation Set Frequency
  176. Interrupt Vector
  177. Hi-Threshold
  178. Buffer Data Type
  179. Status, BIT Fail
  180. LVDT (MODULE L) PCI MEMORY MAP
  181. SYNCHRO/RESOLVER MEASUREMENT (MODULE S*)
  182. Data
  183. Bandwidth Select
  184. Test (D2) Verify
  185. Angle Δ
  186. A & B Resolution
  187. Signal Status
  188. Signal Status Interrupt Enable
  189. S/D Angle Change (Angle Δ Alert) Interrupt Enable
  190. Low-Threshold
  191. Trigger Mode
  192. S/D (MODULE S) PCI MEMORY MAP
  193. D/S THREE CHANNEL (MODULE 6*)
  194. Signal Loss Threshold
  195. D/S Write Angle – Two Speed
  196. D/S Rotation Status
  197. D/S Ratio 1/2
  198. D/S Module Power Enable
  199. D/S Status, Phase Lock Loss
  200. Reference Loss Interrupt Enable
  201. OSC (Optional Onboard Reference Supply) Set Voltage
  202. D/S 3 CHANNEL (6*) PCI MODULE MEMORY MAP
  203. DLV 3 CHANNEL (MODULE 5*)
  204. DLV Channel Signal Voltage
  205. Status, Signal Loss
  206. DLV Module Power Enable
  207. DLV Status, Excitation
  208. DLV Status, BIT Test
  209. Phase Lock Loss Interrupt Enable
  210. CH DLV (5*) (PCI) MODULE MEMORY MAP
  211. SSI / ENCODER / QUADRATURE COUNTER (MODULE E7)
  212. Channel Inputs
  213. Standard SSI Interface Controller Mode
  214. Listen Only Mode
  215. Parity
  216. Control Register 0
  217. Control Register 1
  218. SSI Status
  219. Counter Modes
  220. Index Control Modes (ICM)
  221. Special Count Mode
  222. Internal Clock Prescaler
  223. Counter Status Register
  224. Up/Down Count
  225. Interval Timer Control
  226. Global Control Registers
  227. Multiple Channel Read
  228. Interrupt Enable Register
  229. CPLD (Module Configuration Registers)
  230. CPLD Register Low
  231. Differential (DE) / Single-Ended (SE) Selection
  232. Appendix A – Quadrature (A-Quad-B) Discussion
  233. Appendix B – Operation Mode Signal Details
  234. FOUR CHANNEL SSI/ENCODER (MODULE E7) PCI MEMORY MAP
  235. ISOLATED ±15V DC/DC CONVERTER (MODULE V1, V2)
  236. Registers
  237. Output Current (V-)
  238. MODULE (V*), DUAL ±15V DC/DC CONVERTER, PCI MEMORY REGISTER MAP
  239. REFERENCE (MODULE W*)
  240. Reference Voltage
  241. REFERENCE (MODULE W*) PCI MEMORY MAP
  242. MODULE IDENTIFICATION
  243. Module FPGA Revision
  244. GENERAL USE REGISTER MEMORY MAP
  245. Platform
  246. Date Code
  247. Board Ready
  248. Design Version
  249. Customer Defined Register Allocation
  250. ETHERNET
  251. Type Codes Summary
  252. C3 CONNECTOR/PIN-OUT INFORMATION
  253. Front Panel (J1, J2) (Connector Placement and Orientation)
  254. Rear I/O VPX Connectors P0 – P2
  255. Rear I/O Utility Plane (P0)
  256. Rear I/O Data/Control Planes (P1 Continued)
  257. Rear I/O Summary
  258. SLOT 1 – Analog and Digital I/O Modules (User Defined I/O Pin-Outs)
  259. SLOT 1 –Digital I/O Modules (User Defined I/O Pin-Outs)
  260. SLOT 1 – Position/Motion Control I/O Modules (User Defined I/O Pin-Outs)
  261. SLOT 1 – Communications I/O Modules (User Defined I/O Pin-Outs)
  262. SLOT 2 – Analog I/O Modules (User Defined I/O Pin-Outs)
  263. SLOT 2 –Digital I/O Modules (User Defined I/O Pin-Outs)
  264. SLOT 2 – Position/Motion Control I/O Modules (User Defined I/O Pin-Outs)
  265. SLOT 2 – Communications Modules (User Defined I/O Pin-Outs)
  266. SLOT 3 – Onboard Reference or Multi-Function Combo (User Defined I/O Pin-Outs)
  267. Connector Signal/Pin-Out Notes
  268. PART NUMBER DESIGNATION
  269. Part Number Notes
  270. Channel D/S Module Code Table
  271. Channel DLV Module Code Table
  272. REVISION
  273. 68C3 Operations Manual
North Atlantic categories
More North Atlantic categories
Manuals database logo
manualsdatabase
Your AI-powered manual search engine