NXP Semiconductors MPC5606S Reference Manual Manual pdf 546 page image
Manuals database logo
manualsdatabase
Your AI-powered manual search engine

NXP Semiconductors MPC5606S Reference Manual

Page 1 previewPage 2 previewPage 3 previewPage 4 previewPage 5 previewPage 6 previewPage 7 previewPage 8 previewPage 9 previewPage 10 previewPage 11 previewPage 12 previewPage 13 previewPage 14 previewPage 15 previewPage 16 previewPage 17 previewPage 18 previewPage 19 previewPage 20 previewPage 21 previewPage 22 previewPage 23 previewPage 24 previewPage 25 previewPage 26 previewPage 27 previewPage 28 previewPage 29 previewPage 30 previewPage 31 previewPage 32 previewPage 33 previewPage 34 previewPage 35 previewPage 36 previewPage 37 previewPage 38 previewPage 39 previewPage 40 previewPage 41 previewPage 42 previewPage 43 previewPage 44 previewPage 45 previewPage 46 previewPage 47 previewPage 48 previewPage 49 previewPage 50 previewPage 51 previewPage 52 previewPage 53 previewPage 54 previewPage 55 previewPage 56 previewPage 57 previewPage 58 previewPage 59 previewPage 60 previewPage 61 previewPage 62 previewPage 63 previewPage 64 previewPage 65 previewPage 66 previewPage 67 previewPage 68 previewPage 69 previewPage 70 previewPage 71 previewPage 72 previewPage 73 previewPage 74 previewPage 75 previewPage 76 previewPage 77 previewPage 78 previewPage 79 previewPage 80 previewPage 81 previewPage 82 previewPage 83 previewPage 84 previewPage 85 previewPage 86 previewPage 87 previewPage 88 previewPage 89 previewPage 90 previewPage 91 previewPage 92 previewPage 93 previewPage 94 previewPage 95 previewPage 96 previewPage 97 previewPage 98 previewPage 99 previewPage 100 previewPage 101 previewPage 102 previewPage 103 previewPage 104 previewPage 105 previewPage 106 previewPage 107 previewPage 108 previewPage 109 previewPage 110 previewPage 111 previewPage 112 previewPage 113 previewPage 114 previewPage 115 previewPage 116 previewPage 117 previewPage 118 previewPage 119 previewPage 120 previewPage 121 previewPage 122 previewPage 123 previewPage 124 previewPage 125 previewPage 126 previewPage 127 previewPage 128 previewPage 129 previewPage 130 previewPage 131 previewPage 132 previewPage 133 previewPage 134 previewPage 135 previewPage 136 previewPage 137 previewPage 138 previewPage 139 previewPage 140 previewPage 141 previewPage 142 previewPage 143 previewPage 144 previewPage 145 previewPage 146 previewPage 147 previewPage 148 previewPage 149 previewPage 150 previewPage 151 previewPage 152 previewPage 153 previewPage 154 previewPage 155 previewPage 156 previewPage 157 previewPage 158 previewPage 159 previewPage 160 previewPage 161 previewPage 162 previewPage 163 previewPage 164 previewPage 165 previewPage 166 previewPage 167 previewPage 168 previewPage 169 previewPage 170 previewPage 171 previewPage 172 previewPage 173 previewPage 174 previewPage 175 previewPage 176 previewPage 177 previewPage 178 previewPage 179 previewPage 180 previewPage 181 previewPage 182 previewPage 183 previewPage 184 previewPage 185 previewPage 186 previewPage 187 previewPage 188 previewPage 189 previewPage 190 previewPage 191 previewPage 192 previewPage 193 previewPage 194 previewPage 195 previewPage 196 previewPage 197 previewPage 198 previewPage 199 previewPage 200 previewPage 201 previewPage 202 previewPage 203 previewPage 204 previewPage 205 previewPage 206 previewPage 207 previewPage 208 previewPage 209 previewPage 210 previewPage 211 previewPage 212 previewPage 213 previewPage 214 previewPage 215 previewPage 216 previewPage 217 previewPage 218 previewPage 219 previewPage 220 previewPage 221 previewPage 222 previewPage 223 previewPage 224 previewPage 225 previewPage 226 previewPage 227 previewPage 228 previewPage 229 previewPage 230 previewPage 231 previewPage 232 previewPage 233 previewPage 234 previewPage 235 previewPage 236 previewPage 237 previewPage 238 previewPage 239 previewPage 240 previewPage 241 previewPage 242 previewPage 243 previewPage 244 previewPage 245 previewPage 246 previewPage 247 previewPage 248 previewPage 249 previewPage 250 previewPage 251 previewPage 252 previewPage 253 previewPage 254 previewPage 255 previewPage 256 previewPage 257 previewPage 258 previewPage 259 previewPage 260 previewPage 261 previewPage 262 previewPage 263 previewPage 264 previewPage 265 previewPage 266 previewPage 267 previewPage 268 previewPage 269 previewPage 270 previewPage 271 previewPage 272 previewPage 273 previewPage 274 previewPage 275 previewPage 276 previewPage 277 previewPage 278 previewPage 279 previewPage 280 previewPage 281 previewPage 282 previewPage 283 previewPage 284 previewPage 285 previewPage 286 previewPage 287 previewPage 288 previewPage 289 previewPage 290 previewPage 291 previewPage 292 previewPage 293 previewPage 294 previewPage 295 previewPage 296 previewPage 297 previewPage 298 previewPage 299 previewPage 300 previewPage 301 previewPage 302 previewPage 303 previewPage 304 previewPage 305 previewPage 306 previewPage 307 previewPage 308 previewPage 309 previewPage 310 previewPage 311 previewPage 312 previewPage 313 previewPage 314 previewPage 315 previewPage 316 previewPage 317 previewPage 318 previewPage 319 previewPage 320 previewPage 321 previewPage 322 previewPage 323 previewPage 324 previewPage 325 previewPage 326 previewPage 327 previewPage 328 previewPage 329 previewPage 330 previewPage 331 previewPage 332 previewPage 333 previewPage 334 previewPage 335 previewPage 336 previewPage 337 previewPage 338 previewPage 339 previewPage 340 previewPage 341 previewPage 342 previewPage 343 previewPage 344 previewPage 345 previewPage 346 previewPage 347 previewPage 348 previewPage 349 previewPage 350 previewPage 351 previewPage 352 previewPage 353 previewPage 354 previewPage 355 previewPage 356 previewPage 357 previewPage 358 previewPage 359 previewPage 360 previewPage 361 previewPage 362 previewPage 363 previewPage 364 previewPage 365 previewPage 366 previewPage 367 previewPage 368 previewPage 369 previewPage 370 previewPage 371 previewPage 372 previewPage 373 previewPage 374 previewPage 375 previewPage 376 previewPage 377 previewPage 378 previewPage 379 previewPage 380 previewPage 381 previewPage 382 previewPage 383 previewPage 384 previewPage 385 previewPage 386 previewPage 387 previewPage 388 previewPage 389 previewPage 390 previewPage 391 previewPage 392 previewPage 393 previewPage 394 previewPage 395 previewPage 396 previewPage 397 previewPage 398 previewPage 399 previewPage 400 previewPage 401 previewPage 402 previewPage 403 previewPage 404 previewPage 405 previewPage 406 previewPage 407 previewPage 408 previewPage 409 previewPage 410 previewPage 411 previewPage 412 previewPage 413 previewPage 414 previewPage 415 previewPage 416 previewPage 417 previewPage 418 previewPage 419 previewPage 420 previewPage 421 previewPage 422 previewPage 423 previewPage 424 previewPage 425 previewPage 426 previewPage 427 previewPage 428 previewPage 429 previewPage 430 previewPage 431 previewPage 432 previewPage 433 previewPage 434 previewPage 435 previewPage 436 previewPage 437 previewPage 438 previewPage 439 previewPage 440 previewPage 441 previewPage 442 previewPage 443 previewPage 444 previewPage 445 previewPage 446 previewPage 447 previewPage 448 previewPage 449 previewPage 450 previewPage 451 previewPage 452 previewPage 453 previewPage 454 previewPage 455 previewPage 456 previewPage 457 previewPage 458 previewPage 459 previewPage 460 previewPage 461 previewPage 462 previewPage 463 previewPage 464 previewPage 465 previewPage 466 previewPage 467 previewPage 468 previewPage 469 previewPage 470 previewPage 471 previewPage 472 previewPage 473 previewPage 474 previewPage 475 previewPage 476 previewPage 477 previewPage 478 previewPage 479 previewPage 480 previewPage 481 previewPage 482 previewPage 483 previewPage 484 previewPage 485 previewPage 486 previewPage 487 previewPage 488 previewPage 489 previewPage 490 previewPage 491 previewPage 492 previewPage 493 previewPage 494 previewPage 495 previewPage 496 previewPage 497 previewPage 498 previewPage 499 previewPage 500 previewPage 501 previewPage 502 previewPage 503 previewPage 504 previewPage 505 previewPage 506 previewPage 507 previewPage 508 previewPage 509 previewPage 510 previewPage 511 previewPage 512 previewPage 513 previewPage 514 previewPage 515 previewPage 516 previewPage 517 previewPage 518 previewPage 519 previewPage 520 previewPage 521 previewPage 522 previewPage 523 previewPage 524 previewPage 525 previewPage 526 previewPage 527 previewPage 528 previewPage 529 previewPage 530 previewPage 531 previewPage 532 previewPage 533 previewPage 534 previewPage 535 previewPage 536 previewPage 537 previewPage 538 previewPage 539 previewPage 540 previewPage 541 previewPage 542 previewPage 543 previewPage 544 previewPage 545 previewPage 546 previewPage 547 previewPage 548 previewPage 549 previewPage 550 previewPage 551 previewPage 552 previewPage 553 previewPage 554 previewPage 555 previewPage 556 previewPage 557 previewPage 558 previewPage 559 previewPage 560 previewPage 561 previewPage 562 previewPage 563 previewPage 564 previewPage 565 previewPage 566 previewPage 567 previewPage 568 previewPage 569 previewPage 570 previewPage 571 previewPage 572 previewPage 573 previewPage 574 previewPage 575 previewPage 576 previewPage 577 previewPage 578 previewPage 579 previewPage 580 previewPage 581 previewPage 582 previewPage 583 previewPage 584 previewPage 585 previewPage 586 previewPage 587 previewPage 588 previewPage 589 previewPage 590 previewPage 591 previewPage 592 previewPage 593 previewPage 594 previewPage 595 previewPage 596 previewPage 597 previewPage 598 previewPage 599 previewPage 600 previewPage 601 previewPage 602 previewPage 603 previewPage 604 previewPage 605 previewPage 606 previewPage 607 previewPage 608 previewPage 609 previewPage 610 previewPage 611 previewPage 612 previewPage 613 previewPage 614 previewPage 615 previewPage 616 previewPage 617 previewPage 618 previewPage 619 previewPage 620 previewPage 621 previewPage 622 previewPage 623 previewPage 624 previewPage 625 previewPage 626 previewPage 627 previewPage 628 previewPage 629 previewPage 630 previewPage 631 previewPage 632 previewPage 633 previewPage 634 previewPage 635 previewPage 636 previewPage 637 previewPage 638 previewPage 639 previewPage 640 previewPage 641 previewPage 642 previewPage 643 previewPage 644 previewPage 645 previewPage 646 previewPage 647 previewPage 648 previewPage 649 previewPage 650 previewPage 651 previewPage 652 previewPage 653 previewPage 654 previewPage 655 previewPage 656 previewPage 657 previewPage 658 previewPage 659 previewPage 660 previewPage 661 previewPage 662 previewPage 663 previewPage 664 previewPage 665 previewPage 666 previewPage 667 previewPage 668 previewPage 669 previewPage 670 previewPage 671 previewPage 672 previewPage 673 previewPage 674 previewPage 675 previewPage 676 previewPage 677 previewPage 678 previewPage 679 previewPage 680 previewPage 681 previewPage 682 previewPage 683 previewPage 684 previewPage 685 previewPage 686 previewPage 687 previewPage 688 previewPage 689 previewPage 690 previewPage 691 previewPage 692 previewPage 693 previewPage 694 previewPage 695 previewPage 696 previewPage 697 previewPage 698 previewPage 699 previewPage 700 previewPage 701 previewPage 702 previewPage 703 previewPage 704 previewPage 705 previewPage 706 previewPage 707 previewPage 708 previewPage 709 previewPage 710 previewPage 711 previewPage 712 previewPage 713 previewPage 714 previewPage 715 previewPage 716 previewPage 717 previewPage 718 previewPage 719 previewPage 720 previewPage 721 previewPage 722 previewPage 723 previewPage 724 previewPage 725 previewPage 726 previewPage 727 previewPage 728 previewPage 729 previewPage 730 previewPage 731 previewPage 732 previewPage 733 previewPage 734 previewPage 735 previewPage 736 previewPage 737 previewPage 738 previewPage 739 previewPage 740 previewPage 741 previewPage 742 previewPage 743 previewPage 744 previewPage 745 previewPage 746 previewPage 747 previewPage 748 previewPage 749 previewPage 750 previewPage 751 previewPage 752 previewPage 753 previewPage 754 previewPage 755 previewPage 756 previewPage 757 previewPage 758 previewPage 759 previewPage 760 previewPage 761 previewPage 762 previewPage 763 previewPage 764 previewPage 765 previewPage 766 previewPage 767 previewPage 768 previewPage 769 previewPage 770 previewPage 771 previewPage 772 previewPage 773 previewPage 774 previewPage 775 previewPage 776 previewPage 777 previewPage 778 previewPage 779 previewPage 780 previewPage 781 previewPage 782 previewPage 783 previewPage 784 previewPage 785 previewPage 786 previewPage 787 previewPage 788 previewPage 789 previewPage 790 previewPage 791 previewPage 792 previewPage 793 previewPage 794 previewPage 795 previewPage 796 previewPage 797 previewPage 798 previewPage 799 previewPage 800 previewPage 801 previewPage 802 previewPage 803 previewPage 804 previewPage 805 previewPage 806 previewPage 807 previewPage 808 previewPage 809 previewPage 810 previewPage 811 previewPage 812 previewPage 813 previewPage 814 previewPage 815 previewPage 816 previewPage 817 previewPage 818 previewPage 819 previewPage 820 previewPage 821 previewPage 822 previewPage 823 previewPage 824 previewPage 825 previewPage 826 previewPage 827 previewPage 828 previewPage 829 previewPage 830 previewPage 831 previewPage 832 previewPage 833 previewPage 834 previewPage 835 previewPage 836 previewPage 837 previewPage 838 previewPage 839 previewPage 840 previewPage 841 previewPage 842 previewPage 843 previewPage 844 previewPage 845 previewPage 846 previewPage 847 previewPage 848 previewPage 849 previewPage 850 previewPage 851 previewPage 852 previewPage 853 previewPage 854 previewPage 855 previewPage 856 previewPage 857 previewPage 858 previewPage 859 previewPage 860 previewPage 861 previewPage 862 previewPage 863 previewPage 864 previewPage 865 previewPage 866 previewPage 867 previewPage 868 previewPage 869 previewPage 870 previewPage 871 previewPage 872 previewPage 873 previewPage 874 previewPage 875 previewPage 876 previewPage 877 previewPage 878 previewPage 879 previewPage 880 previewPage 881 previewPage 882 previewPage 883 previewPage 884 previewPage 885 previewPage 886 previewPage 887 previewPage 888 previewPage 889 previewPage 890 previewPage 891 previewPage 892 previewPage 893 previewPage 894 previewPage 895 previewPage 896 previewPage 897 previewPage 898 previewPage 899 previewPage 900 previewPage 901 previewPage 902 previewPage 903 previewPage 904 previewPage 905 previewPage 906 previewPage 907 previewPage 908 previewPage 909 previewPage 910 previewPage 911 previewPage 912 previewPage 913 previewPage 914 previewPage 915 previewPage 916 previewPage 917 previewPage 918 previewPage 919 previewPage 920 previewPage 921 previewPage 922 previewPage 923 previewPage 924 previewPage 925 previewPage 926 previewPage 927 previewPage 928 previewPage 929 previewPage 930 previewPage 931 previewPage 932 previewPage 933 previewPage 934 previewPage 935 previewPage 936 previewPage 937 previewPage 938 previewPage 939 previewPage 940 previewPage 941 previewPage 942 previewPage 943 previewPage 944 previewPage 945 previewPage 946 previewPage 947 previewPage 948 previewPage 949 previewPage 950 previewPage 951 previewPage 952 previewPage 953 previewPage 954 previewPage 955 previewPage 956 previewPage 957 previewPage 958 previewPage 959 previewPage 960 previewPage 961 previewPage 962 previewPage 963 previewPage 964 previewPage 965 previewPage 966 previewPage 967 previewPage 968 previewPage 969 previewPage 970 previewPage 971 previewPage 972 previewPage 973 previewPage 974 previewPage 975 previewPage 976 previewPage 977 previewPage 978 previewPage 979 previewPage 980 previewPage 981 previewPage 982 previewPage 983 previewPage 984 previewPage 985 previewPage 986 previewPage 987 previewPage 988 previewPage 989 previewPage 990 previewPage 991 previewPage 992 previewPage 993 previewPage 994 previewPage 995 previewPage 996 previewPage 997 previewPage 998 previewPage 999 previewPage 1000 previewPage 1001 previewPage 1002 previewPage 1003 previewPage 1004 previewPage 1005 previewPage 1006 previewPage 1007 previewPage 1008 previewPage 1009 previewPage 1010 previewPage 1011 previewPage 1012 previewPage 1013 previewPage 1014 previewPage 1015 previewPage 1016 previewPage 1017 previewPage 1018 previewPage 1019 previewPage 1020 previewPage 1021 previewPage 1022 previewPage 1023 previewPage 1024 previewPage 1025 previewPage 1026 previewPage 1027 previewPage 1028 previewPage 1029 previewPage 1030 previewPage 1031 previewPage 1032 previewPage 1033 previewPage 1034 previewPage 1035 previewPage 1036 previewPage 1037 previewPage 1038 previewPage 1039 previewPage 1040 previewPage 1041 previewPage 1042 previewPage 1043 previewPage 1044 previewPage 1045 previewPage 1046 previewPage 1047 previewPage 1048 previewPage 1049 previewPage 1050 previewPage 1051 previewPage 1052 previewPage 1053 previewPage 1054 previewPage 1055 previewPage 1056 previewPage 1057 previewPage 1058 previewPage 1059 previewPage 1060 previewPage 1061 previewPage 1062 previewPage 1063 previewPage 1064 previewPage 1065 previewPage 1066 previewPage 1067 previewPage 1068 previewPage 1069 previewPage 1070 previewPage 1071 previewPage 1072 previewPage 1073 previewPage 1074 previewPage 1075 previewPage 1076 previewPage 1077 previewPage 1078 previewPage 1079 previewPage 1080 previewPage 1081 previewPage 1082 previewPage 1083 previewPage 1084 previewPage 1085 previewPage 1086 previewPage 1087 previewPage 1088 previewPage 1089 previewPage 1090 previewPage 1091 previewPage 1092 previewPage 1093 previewPage 1094 previewPage 1095 previewPage 1096 previewPage 1097 previewPage 1098 previewPage 1099 previewPage 1100 previewPage 1101 previewPage 1102 previewPage 1103 previewPage 1104 previewPage 1105 previewPage 1106 previewPage 1107 previewPage 1108 previewPage 1109 previewPage 1110 previewPage 1111 previewPage 1112 previewPage 1113 previewPage 1114 previewPage 1115 previewPage 1116 previewPage 1117 previewPage 1118 previewPage 1119 previewPage 1120 previewPage 1121 previewPage 1122 previewPage 1123 previewPage 1124 previewPage 1125 previewPage 1126 previewPage 1127 previewPage 1128 previewPage 1129 previewPage 1130 previewPage 1131 previewPage 1132 previewPage 1133 previewPage 1134 previewPage 1135 previewPage 1136 previewPage 1137 previewPage 1138 previewPage 1139 previewPage 1140 previewPage 1141 previewPage 1142 previewPage 1143 previewPage 1144 previewPage 1145 previewPage 1146 previewPage 1147 previewPage 1148 previewPage 1149 previewPage 1150 previewPage 1151 previewPage 1152 previewPage 1153 previewPage 1154 previewPage 1155 previewPage 1156 previewPage 1157 previewPage 1158 previewPage 1159 previewPage 1160 previewPage 1161 previewPage 1162 previewPage 1163 previewPage 1164 previewPage 1165 previewPage 1166 previewPage 1167 previewPage 1168 previewPage 1169 previewPage 1170 previewPage 1171 previewPage 1172 previewPage 1173 previewPage 1174 previewPage 1175 previewPage 1176 previewPage 1177 previewPage 1178 previewPage 1179 previewPage 1180 previewPage 1181 previewPage 1182 previewPage 1183 previewPage 1184 previewPage 1185 previewPage 1186 previewPage 1187 previewPage 1188 previewPage 1189 previewPage 1190 previewPage 1191 previewPage 1192 previewPage 1193 previewPage 1194 previewPage 1195 previewPage 1196 previewPage 1197 previewPage 1198 previewPage 1199 previewPage 1200 previewPage 1201 previewPage 1202 previewPage 1203 previewPage 1204 previewPage 1205 previewPage 1206 previewPage 1207 previewPage 1208 previewPage 1209 previewPage 1210 previewPage 1211 previewPage 1212 previewPage 1213 previewPage 1214 previewPage 1215 previewPage 1216 previewPage 1217 previewPage 1218 previewPage 1219 previewPage 1220 previewPage 1221 previewPage 1222 previewPage 1223 previewPage 1224 previewPage 1225 previewPage 1226 previewPage 1227 previewPage 1228 previewPage 1229 previewPage 1230 previewPage 1231 previewPage 1232 previewPage 1233 previewPage 1234 previewPage 1235 previewPage 1236 previewPage 1237 previewPage 1238 previewPage 1239 previewPage 1240 previewPage 1241 previewPage 1242 previewPage 1243 previewPage 1244 previewPage 1245 previewPage 1246 previewPage 1247 previewPage 1248 previewPage 1249 previewPage 1250 previewPage 1251 previewPage 1252 previewPage 1253 previewPage 1254 previewPage 1255 previewPage 1256 previewPage 1257 previewPage 1258 previewPage 1259 previewPage 1260 previewPage 1261 previewPage 1262 previewPage 1263 previewPage 1264 previewPage 1265 previewPage 1266 previewPage 1267 previewPage 1268 previewPage 1269 previewPage 1270 previewPage 1271 previewPage 1272 previewPage 1273 previewPage 1274 previewPage 1275 previewPage 1276 previewPage 1277 previewPage 1278 previewPage 1279 previewPage 1280 previewPage 1281 previewPage 1282 previewPage 1283 previewPage 1284 previewPage 1285 previewPage 1286 previewPage 1287 previewPage 1288 previewPage 1289 previewPage 1290 previewPage 1291 previewPage 1292 previewPage 1293 previewPage 1294 previewPage 1295 previewPage 1296 previewPage 1297 previewPage 1298 previewPage 1299 previewPage 1300 previewPage 1301 previewPage 1302 previewPage 1303 previewPage 1304 previewPage 1305 previewPage 1306 previewPage 1307 previewPage 1308 previewPage 1309 previewPage 1310 previewPage 1311 previewPage 1312 previewPage 1313 previewPage 1314 previewPage 1315 previewPage 1316 previewPage 1317 previewPage 1318 previewPage 1319 previewPage 1320 previewPage 1321 previewPage 1322 previewPage 1323 previewPage 1324 previewPage 1325 previewPage 1326 previewPage 1327 previewPage 1328 previewPage 1329 previewPage 1330 previewPage 1331 previewPage 1332 previewPage 1333 previewPage 1334 previewPage 1335 previewPage 1336 previewPage 1337 previewPage 1338 previewPage 1339 previewPage 1340 previewPage 1341 previewPage 1342 previewPage 1343 previewPage 1344 preview
Contents
  1. Table Of Contents
  2. Table Of Contents
  3. Table Of Contents
  4. Table Of Contents
  5. Table Of Contents
  6. Table Of Contents
  7. Table Of Contents
  8. Table Of Contents
  9. Table Of Contents
  10. Table Of Contents
  11. Table Of Contents
  12. Table Of Contents
  13. Table Of Contents
  14. Table Of Contents
  15. Table Of Contents
  16. Table Of Contents
  17. Table Of Contents
  18. Table Of Contents
  19. Table Of Contents
  20. Table Of Contents
  21. Table Of Contents
  22. Table Of Contents
  23. Table Of Contents
  24. Table Of Contents
  25. Table Of Contents
  26. Table Of Contents
  27. Table Of Contents
  28. Table Of Contents
  29. Table Of Contents
  30. Table Of Contents
  31. Table Of Contents
  32. Table Of Contents
  33. Table Of Contents
  34. Table Of Contents
  35. Table Of Contents
  36. Table Of Contents
  37. Table Of Contents
  38. Table Of Contents
  39. Introduction
  40. MPC5606S family comparison
  41. Block diagram
  42. Feature details
  43. e200z0h core processor
  44. Crossbar switch (XBAR)
  45. Enhanced Direct Memory Access (eDMA)
  46. Interrupt Controller (INTC)
  47. System Integration Unit (SIU)
  48. SRAM
  49. Enhanced Modular Input/Output System (eMIOS)
  50. Analog-to-Digital Converter (ADC)
  51. Deserial Serial Peripheral Interface (DSPI)
  52. FlexCAN
  53. Serial communication interface module (LINFlex)
  54. Periodic Interrupt Timer module (PIT)
  55. Real Time Counter (RTC)
  56. Parallel Data Interface (PDI)
  57. Liquid Crystal Display (LCD) driver
  58. Stepper Motor Controller (SMC)
  59. IEEE 1149.1 JTAG Controller (JTAGC)
  60. How to use the MPC5606S documents
  61. Using the MPC5606S
  62. Software design
  63. Input/output pins
  64. Chapter 2
  65. Memory Map
  71. Package pinouts
  72. Pad configuration during reset phases
  73. Pad types
  74. System pins
  75. Functional ports
  76. Signal details
  77. Register protection
  78. Modes of operation
  80. Register description
  81. Functional description
  82. Access errors
  83. Features
  84. External signal description
  86. SWT Interrupt Register (SWT_IR)
  87. SWT Timeout Register (SWT_TO)
  88. SWT Window Register (SWT_WN)
  89. SWT Counter Output Register (SWT_CO)
  91. Overview
  92. Device-specific implementation
  94. Normal conversion operating modes
  95. Injected channel conversion
  96. Abort conversion
  97. Analog clock generator and conversion timings
  98. Programmable analog watchdog
  99. DMA functionality
  100. External decode signals delay
  101. Register descriptions
  102. Control logic registers
  103. Main Status Register (MSR)
  104. Interrupt registers
  105. Channel Pending Registers (CEOCFR[1..2])
  106. Interrupt Mask Register (IMR)
  107. Channel Interrupt Mask Register (CIMR[1..2])
  108. Watchdog Threshold Interrupt Status Register (WTISR)
  109. Watchdog Threshold Interrupt Mask Register (WTIMR)
  110. DMA registers
  111. DMA Channel Select Register (DMAR[1..2])
  112. Threshold registers
  113. Threshold Register (THRHLR[0:3])
  114. Conversion timing registers CTR[1..2]
  115. Mask registers
  116. Injected Conversion Mask Registers (JCMR[1..2])
  117. Delay registers
  118. Data registers
  121. Reset Configuration Half Word Source (RCHW)
  122. Single-chip boot mode
  123. Boot and alternate boot
  124. BAM software flow
  125. BAM resources
  126. Download and execute the new code
  127. Download start address, VLE bit and code size
  128. Download data
  129. Boot from UART
  130. Bootstrap with CAN
  131. Protocol
  132. Interrupts
  134. Main features
  135. CAN Sampler Sample Registers 0–11
  137. Enabling/disabling the CAN Sampler
  138. Baud rate generation
  139. Clock architecture
  140. Auxiliary clocks
  141. Clock gating
  142. Clock Generation Module (MC_CGM)
  147. Output clock multiplexing
  148. FXOSC external oscillator
  150. KHz OSC digital interface
  152. SIRC digital interface
  157. Modulation Register (MR)
  159. Normal mode with frequency modulation
  160. Powerdown mode
  161. Clock Monitor Unit (CMU)
  163. Crystal clock monitor
  164. Memory map and register description
  165. Control Status Register (CMU_CSR)
  166. Frequency Display Register (CMU_FDR)
  167. Low Frequency Reference Register FMPLL0 (CMU_LFREFR)
  168. Measurement Duration Register (CMU_MDR)
  169. Device-specific information
  170. eMIOS clocking configuration
  171. Unified Channel block
  175. Unified Channel memory map
  177. eMIOS200 Global FLAG Register (EMIOSGFLAG)
  178. eMIOS200 Output Update Disable (EMIOSOUDIS)
  179. eMIOS200 Disable Channel (EMIOSUCDIS)
  180. eMIOS200 UC A Register (EMIOSA[n])
  181. eMIOS200 UC B Register (EMIOSB[n])
  182. eMIOS200 UC Counter Register (EMIOSCNT[n])
  183. eMIOS200 UC Status Register (EMIOSS[n])
  185. Unified Channel (UC)
  186. UC modes of operation
  187. Input Programmable Filter (IPF)
  188. Clock Prescaler (CP)
  189. Effect of Freeze on the Unified Channel
  190. Effect of Freeze on the GCP
  191. Coherent accesses
  194. General operation
  195. Slave ports
  199. Slave mode
  200. Signal names and descriptions
  203. DSPI Transfer Count Register (DSPIx_TCR)
  204. DSPI Status Register (DSPIx_SR)
  205. DSPI PUSH TX FIFO Register (DSPIx_PUSHR)
  206. DSPI POP RX FIFO Register (DSPIx_POPR)
  207. DSPI Receive FIFO Registers 0–4 (DSPIx_RXFRn)
  211. Serial Peripheral Interface (SPI) configuration
  212. SPI Master mode
  213. Receive First In First Out (RX FIFO) buffering mechanism
  214. DSPI baud rate and clock delay generation
  215. Baud rate generator
  216. Transfer formats
  217. Classic SPI transfer format (CPHA = 0)
  218. Classic SPI transfer format (CPHA = 1)
  219. Modified SPI transfer format (MTFE = 1, CPHA = 0)
  220. Modified SPI transfer format (MTFE = 1, CPHA = 1)
  221. Continuous selection format
  222. Clock polarity switching between DSPI transfers
  223. Continuous serial communications clock
  224. Interrupts/DMA requests
  225. Transmit FIFO underflow interrupt request (TFUF)
  226. Module Disable mode
  227. Baud rate settings
  228. Delay settings
  233. Detailed signal descriptions
  234. Memory map and register definition
  235. Register summary
  237. Control Descriptor L0_2 Register
  238. Control Descriptor L0_3 Register
  239. Control Descriptor L0_4 Register
  240. Control Descriptor L0_5 Register
  241. Control Descriptor L0_6 Register
  242. Control Descriptor L0_7 Register
  243. Control Descriptor Cursor 2 Register (CtrlDescCursor_2)
  244. Control Descriptor Cursor 3 Register (CtrlDescCursor_3)
  245. DCU Mode Register (DCU_MODE)
  246. BGND Register
  247. DISP_SIZE Register
  248. HSYN_PARA Register
  249. SYN_POL Register
  250. Threshold Register
  251. Interrupt Status Register (INT_STATUS)
  252. Interrupt Mask Register (INT_MASK)
  253. COLBAR Registers
  254. Divide Ratio (DIV_RATIO) register
  255. SIGN_CALC_1 Register
  256. SIGN_CALC_2 Register
  257. PDI Status Register
  258. PDI Status Mask Register
  259. Parameter Error Status (PARR_ERR) register
  260. Mask PARR_ERR Status register
  261. THRESHOLD_INP_BUF_1 Register
  262. LUMA Component Register
  263. Red Chroma Components
  264. Blue Chroma Component Register
  265. CRC_POS Register
  266. FG0_bcolor
  267. Global Protection Register
  268. Soft Lock Bit Register L0
  269. Soft Lock Bit Register L1
  270. Soft Lock DISP_SIZE Register
  271. Soft Lock HSYNC/VSYNC PARA Register
  272. Soft Lock POL Register
  273. Soft Lock L1_TRANSP Register
  275. TFT LCD panel configuration
  276. DCU mode selection and background color
  277. Layer configuration and blending
  278. Control Descriptors
  279. Graphics and data format
  280. Alpha and Chroma-key blending
  281. 16 Freescale Semiconductor
  282. Transparency mode and blending
  283. Luminance mode
  284. Hardware cursor
  285. CLUT/Tile RAM
  286. Gamma correction
  287. Synchronizing to panel frame rate
  288. Error detection
  290. List of protected registers
  291. CRC area description
  293. Programming for Debug mode
  294. ITU-R BT.656 sync information extraction
  295. PDI interface description
  296. PDI interaction with other modules
  298. Modes of operation based on sync extraction
  299. Mode of operation depending on PDI_datain
  300. PDI-related interrupts
  301. Glossary
  306. DMA channels with no triggering capability
  307. Initialization/application information
  308. Enabling a source without periodic triggering
  309. Disabling a source
  311. Microarchitecture summary
  313. Integer unit features
  314. Unimplemented SPRs and Read-only SPRs
  315. Information specific to this device
  318. Memory map/register definition
  320. DMA Error Status (DMAES) register
  321. DMA Enable Request (DMAERQH, DMAERQL) registers
  322. DMA Enable Error Interrupt (DMAEEIH, DMAEEIL) registers
  323. DMA Set Enable Request (DMASERQ) register
  324. DMA Clear Enable Request (DMACERQ) register
  325. DMA Clear Enable Error Interrupt (DMACEEI) register
  326. DMA Clear Interrupt Request (DMACINT) register
  327. DMA Set START Bit (DMASSRT) register
  328. DMA Interrupt Request (DMAINTH, DMAINTL) registers
  329. DMA Error (DMAERRH, DMAERRL) registers
  330. DMA Hardware Request Status (DMAHRSH, DMAHRSL) registers
  331. DMA General Purpose Output Register (DMAGPOR) register
  332. DMA Channel n Priority (DCHPRIn), n = 0,..., {15,31,63} registers
  333. Transfer Control Descriptor (TCD)
  335. DMA basic data flow
  336. DMA performance
  338. DMA programming errors
  339. DMA arbitration mode considerations
  340. Fixed group arbitration, round-robin channel arbitration
  341. Multiple requests
  342. TCD status
  343. Preemption status
  344. Dynamic programming
  345. Hardware request release timing
  348. Processor Core Type (PCT) register
  349. Miscellaneous Wakeup Control Register (MWCR)
  350. Miscellaneous Interrupt Register (MIR)
  351. Miscellaneous User-Defined Control Register (MUDCR)
  352. ECC registers
  353. ECC Status Register (ESR)
  354. ECC Error Generation Register (EEGR)
  355. Flash ECC Address Register (FEAR)
  356. Flash ECC Master Number Register (FEMR)
  357. Flash ECC Data Register (FEDR)
  358. RAM ECC Address Register (REAR)
  359. RAM ECC Master Number Register (REMR)
  360. RAM ECC Data Register (REDR)
  361. High-priority enables
  365. Flash module sectorization
  366. User mode operation
  367. Reset
  368. Power-Down mode
  370. Module Configuration Register (MCR)
  371. Low/Mid Address Space Block Locking Register (LML)
  372. 17.2.6.3 Non-Volatile Low/Mid Address Space Block Locking Register (NVLML
  373. High Address Space Block Locking Register (HBL)
  374. Secondary Low/Mid Address Space Block Locking Register (SLL)
  375. Low/Mid aDdress Space Block Select Register (LMS)
  376. High Address Space Block Select Register (HBS)
  377. Address Register (ADR)
  378. Bus Interface Unit 0 register (BIU0)
  379. Bus Interface Unit 2 register (BIU2)
  380. User Test 0 register (UT0)
  381. User Test 1 register (UT1)
  382. User Test 2 register (UT2)
  383. User Multiple Input Signature Register 1 (UMISR1)
  384. User Multiple Input Signature Register 2 (UMISR2)
  385. User Multiple Input Signature Register 4 (UMISR4)
  386. Non-volatile private censorship PassWord 0 register (NVPWD0)
  387. Non-Volatile Private Censorship Password 1 Register (NVPWD1)
  388. Non-Volatile System Censoring Information 1 register (NVSCI1)
  389. Non-Volatile User Options register (NVUSRO)
  390. Programming considerations
  391. Error Correction Code (ECC)
  400. 17.3.6.3 Non-Volatile Low/Mid Address Space Block Locking Register (NVLML
  408. User Multiple Input Signature Register 0 (UMISR0)
  410. User Multiple Input Signature Register 3 (UMISR3)
  412. Double Word program
  413. Sector erase
  414. User Test mode
  416. EEPROM emulation
  417. Censored mode
  422. Access protections
  423. Read cycles—buffer hit
  424. Access pipelining
  425. Bank1 temporary holding registers
  426. Read-While-Write functionality
  427. Wait-State emulation
  428. Timing diagrams
  429. Initialization / application information
  430. Flash memory setting recommendations
  432. FlexCAN module features
  434. Signal descriptions
  435. Message Buffer structure
  436. Rx FIFO Structure
  438. Control Register (CTRL)
  439. Free Running Timer (TIMER)
  440. Rx Global Mask (RXGMASK)
  441. Rx 14 Mask (RX14MASK)
  442. Error and Status Register (ESR)
  443. Interrupt Mask Register High (IMRH)
  444. Interrupt Mask Register Low (IMRL)
  445. Interrupt Flag Register High (IFRH)
  446. Rx Individual Mask Registers (RXIMR0–RXIMR63)
  448. Transmit process
  449. Receive process
  450. Matching process
  451. Data coherence
  452. Message Buffer deactivation
  453. Rx FIFO
  454. CAN protocol related features
  455. Overload frames
  456. Arbitration and matching timing
  457. Modes of operation: details
  460. FlexCAN Addressing and RAM size configurations
  463. Bypass mode
  465. Instruction register
  466. Boundary Scan register
  467. TAP Controller state machine
  468. Selecting an IEEE 1149.1-2001 register
  469. BYPASS instruction
  470. IDCODE instruction
  471. e200z0 OnCE controller
  472. e200z0 OnCE controller register description
  478. START Signal
  479. Slave Address Transmission
  480. Repeated START Signal
  481. Handshaking
  483. Generation of stop
  484. Generation of repeated START
  485. DMA application information
  488. Software vector mode
  489. Stop mode
  490. INTC Module Configuration Register (INTC_MCR)
  491. INTC Interrupt Acknowledge Register (INTC_IACKR)
  492. INTC End-of-Interrupt Register (INTC_EOIR)
  494. Interrupt Request Sources
  495. Peripheral Interrupt Requests
  496. Last-In First-Out (LIFO)
  497. Handshaking with processor
  498. Hardware vector mode handshaking
  501. ISR, RTOS, and task hierarchy
  502. Order of execution
  503. Priority Ceiling Protocol
  504. Software configurable interrupt requests
  505. Scheduling an ISR on another processor
  506. Proper setting of interrupt request priority
  513. LCD Prescaler Control Register (LCDPCR)
  514. LCD Contrast Control Register (LCDCCR)
  515. LCD Frontplane Enable Register 0 (FPENR0)
  516. LCD Frontplane Enable Register 1 (FPENR1)
  517. LCDRAM (Location 0)
  518. LCDRAM (Location 1)
  519. LCDRAM (Location 2)
  520. LCDRAM (Location 3)
  521. LCDRAM (Location 4)
  522. LCDRAM (Location 5)
  523. LCDRAM (Location 6)
  524. LCDRAM (Location 7)
  525. LCDRAM (Location 8)
  526. LCDRAM (Location 9)
  527. LCDRAM (Location 10)
  528. LCDRAM (Location 11)
  529. LCDRAM (Location 12)
  530. LCDRAM (Location 13)
  531. LCDRAM (Location 14)
  532. LCDRAM (Location 15)
  533. LCD clock and frame frequency
  534. Contrast adjustment
  535. LCD RAM
  536. LCD bias and modes of operation
  537. Operation in power saving modes
  538. Boost at switching
  540. LCD waveform examples
  541. duty multiplexed with 1/2 Bias mode
  542. Duty multiplexed with 1/3 Bias mode
  544. Duty multiplexed with 1/3 Bias
  546. Initialization information
  548. Features common to LIN and UART
  549. Fractional baud rate generation
  550. Operating modes
  551. Low-power mode (Sleep)
  552. Memory map and registers description
  554. LIN control register 1 (LINCR1)
  555. LIN interrupt enable register (LINIER)
  556. LIN status register (LINSR)
  557. LIN error status register (LINESR)
  558. UART mode control register (UARTCR)
  559. UART mode status register (UARTSR)
  560. LIN timeout control status register (LINTCSR)
  561. LIN output compare register (LINOCR)
  562. LIN fractional baud rate register (LINFBRR)
  563. LIN integer baud rate register (LINIBRR)
  564. LIN checksum field register (LINCFR)
  565. Buffer identifier register (BIDR)
  566. Buffer data register LSB (BDRL)
  567. Identifier filter enable register (IFER)
  568. Identifier filter match index (IFMI)
  569. Identifier filter mode register (IFMR)
  570. Identifier filter control register (IFCR2n)
  571. Identifier filter control register (IFCR2n + 1)
  572. Register map and reset values
  573. UART mode
  574. UART transmitter
  577. Slave mode with identifier filtering
  578. Slave mode with automatic resynchronization
  580. Output compare mode
  585. MPU Error Address Register, Slave Port n (MPU_EARn)
  586. MPU Error Detail Register, Slave Port n (MPU_EDRn)
  587. MPU Region Descriptor n (MPU_RGDn)
  588. 24.2.2.5 MPU Region Descriptor Alternate Access Control n (MPU_RGDAACn
  590. Access evaluation—hit determination
  591. Putting It All Together and AHB Error Terminations
  598. Mode Control Register (ME_MCTL)
  599. Mode Enable Register (ME_ME)
  600. Interrupt Status Register (ME_IS)
  601. Interrupt Mask Register (ME_IM)
  602. Invalid Mode Transition Status Register (ME_IMTS)
  603. Debug Mode Transition Status Register (ME_DMTS)
  604. Reset Mode Configuration Register (ME_RESET_MC)
  605. Test Mode Configuration Register (ME_TEST_MC)
  606. DRUN Mode Configuration Register (ME_DRUN_MC)
  607. Run0...3 Mode Configuration Registers (ME_RUN0...3_MC)
  608. Stop Mode Configuration Register (ME_STOP_MC)
  609. Peripheral Status Register 0 (ME_PS0)
  610. Peripheral Status Register 1 (ME_PS1)
  611. Peripheral Status Register 2 (ME_PS2)
  612. Run Peripheral Configuration Registers (ME_RUN_PC0...7)
  613. Low-Power Peripheral Configuration Registers (ME_LP_PC0...7)
  614. Peripheral Control Registers (ME_PCTL0...143)
  615. Mode details
  616. Test mode
  617. Run0...3 modes
  619. Standby mode
  620. Target mode request
  621. Peripheral Clocks Disable
  622. Processor Low-Power mode entry
  623. Flash Modules Switch-On
  624. Peripheral Clocks Enable
  625. Power Domain #2 Switch-Off
  626. FMPLL0 Switch-Off
  627. Current mode update
  628. Protection of mode configuration registers
  629. Safe mode transition interrupt
  630. Application Example
  634. Operating mode
  636. Port Configuration Register (PCR)
  637. Development Control Register 1, 2 (DC1, DC2)
  638. Development Status Register (DS)
  639. Read/Write Access Control/Status (RWCS)
  640. Read/Write Access Address (RWA)
  641. Watchpoint Trigger Register (WT)
  643. Enabling Nexus clients for TAP access
  644. Configuring the NDI for Nexus messaging
  645. Nexus messaging
  647. Signal description
  649. Current Timer Value (CVAL) register
  650. Timer Control (TCTRL) register
  652. Debug mode
  654. Read Cycles
  659. Power Domain #1 Configuration Register (PCU_PCONF1)
  660. Power Domain Status Register (PCU_PSTAT)
  661. Mode transitions
  662. Standby mode transition
  663. Power saving for memories during Standby mode
  664. Preface
  665. Glossary for QuadSPI module
  668. QuadSPI modes of operation
  669. Debug mode (SPI modes only)
  670. Detailed Signal Description
  671. QSPI_IO2—QuadSPI Data IO_2
  672. AMBA bus register memory map
  673. IP bus register descriptions
  674. Transfer Count Register (QSPI_TCR)
  675. SPI Status Register (QSPI_SPISR)
  676. PUSH TX FIFO Register (QSPI_PUSHR)
  677. POP RX FIFO Register (QSPI_POPR)
  678. Transmit FIFO Registers 0 – 14 (QSPI_TXFR0 – QSPI_TXFR14)
  679. RX FIFO Registers 0 – 14 (QSPI_RXFR0 – QSPI_RXFR14)
  680. Instruction Code Register (QSPI_ICR)
  681. Sampling Register (QSPI_SMPR)
  682. RX Buffer Status Register (QSPI_RBSR)
  683. RX Buffer Data Registers 0–14 (QSPI_RBDR0–QSPI_RBDR14)
  684. TX Buffer Status Register (QSPI_TBSR)
  685. TX Buffer Data Register (QSPI_TBDR)
  686. Serial Flash Mode Status Register (QSPI_SFMSR)
  687. Serial Flash Mode Flag Register (QSPI_SFMFR)
  688. AHB bus register memory map descriptions
  689. AHB bus access considerations
  691. SPI (Serial Peripheral Interface) modes
  692. Start and Stop of SPI Transfers
  693. Master mode
  695. Baud Rate and Clock Delay Generation
  696. SPI Transfer Formats
  698. SPI mode interrupt and DMA requests
  699. SFM (Serial Flash) mode
  700. Issuing SFM Commands
  701. Flash Programming
  702. Byte Ordering of Serial Flash Data
  703. Serial Flash mode interrupt and DMA requests
  704. TX Buffer Operation
  705. Power saving features
  706. Leaving power-saving modes
  707. Baud rate settings—SPI modes only
  708. Delay settings—SPI modes only
  709. Oak family compatibility with the QuadSPI—SPI modes only
  710. Calculation of FIFO pointer addresses—SPI modes only
  711. 30.6.5.1 Address Calculation for the First-in Entry and Last-in Entry in the TX FIFO
  712. Available status/flag information—SFM mode only
  713. Overview of error flags
  714. DMA usage
  715. Serial Flash Devices
  716. Supported Instruction Codes in Winbond Devices
  717. Serial Flash Clock Frequency Limitations
  723. Functional Event Status Register (RGM_FES)
  724. Destructive Event Status Register (RGM_DES)
  725. Functional Event Reset Disable Register (RGM_FERD)
  726. Destructive Event Reset Disable Register (RGM_DERD)
  727. Functional Event Alternate Request Register (RGM_FEAR)
  728. Destructive Event Alternate Request Register (RGM_DEAR)
  729. Functional Event Short Sequence Register (RGM_FESS)
  730. Standby Reset Sequence Register (RGM_STDBY)
  732. Phase0 Phase
  733. Phase1 Phase
  734. Destructive Resets
  735. Functional Resets
  736. Alternate Event Generation
  738. Device specific information
  739. Debug support
  740. RTC Control Register (RTCC)
  741. RTC Status Register (RTCS)
  742. RTC Counter Register (RTCCNT)
  743. API functional description
  745. Register memory map
  746. Reset effects on SRAM accesses
  747. Initialization and application information
  751. SOUND_DURATION register
  752. SGL_STATUS register
  755. PWM alignment modes
  758. M1C0M/M1C0P/M1C1M/M1C1P — PWM output pins for Motor 1
  760. Motor Controller Control Register 0 (MCCTL0)
  761. Motor Controller Control Register 1 (MCCTL1)
  762. Motor Controller Period Register (MCPER)
  763. Motor Controller Duty Cycle Register (MCDC0..11)
  764. Short-circuit Detector Timeout Register (MCSDTO)
  765. Short-circuit Detector Enable Register 1 (MCSDE1)
  766. Short-circuit Detector Interrupt Enable Register 0 (MCSDIEN0)
  767. Short-circuit Detector Interrupt Enable Register 2 (MCSDIEN2)
  768. Short-circuit Detector Interrupt Register 1 (MCSDI1)
  769. and PWM mode functions
  770. PWM Duty Cycle
  771. Output switching delay
  777. Interrupt Enable and Flag Register (IRQ)
  778. Integration Accumulator Register (ITGACC)
  779. Blanking Counter Load Register (BLNCNTLD)
  780. SSD Prescale and Divider Register (PRESCALE)
  782. Analog Wrapper + Port Control
  783. Register Interface
  784. BIS control
  785. Stepper Stall Detection Measurement
  786. Details of the SSD Measurement
  787. Additional modes of operation
  788. SSD startup
  789. Setting of the PRESCALE Register
  790. Offset Cancellation Considerations
  791. Stepper Motor Transition Considerations
  792. Legacy modes—separate blanking and integration phase
  797. MCU ID Register #2 (MIDR2)
  798. Interrupt Status Flag Register (ISR)
  799. Interrupt Rising-Edge Event Enable Register (IREER)
  800. Interrupt Filter Enable Register (IFER)
  801. GPIO Pad Data Output Registers (GPDO0_3–GPDO132_135)
  802. Parallel GPIO Pad Data Out Registers (PGPDO0–PGPDO4)
  803. Parallel GPIO Pad Data In Register (PGPDI0–PGPDI4)
  804. Interrupt Filter Maximum Counter Registers (IFMC0–IFMC15)
  806. External interrupts
  807. External interrupt management
  810. System Status Register (STATUS)
  811. Error Configuration
  812. Debug Status Port Register
  813. Password Comparison Registers
  818. STM Count Register (STM_CNT)
  819. STM Channel Control Register (STM_CCRn)
  820. STM Channel Compare Register (STM_CMPn)
  825. VREG digital interface
  826. GPIO power supply configuration
  827. Power domain organization
  832. NMI Configuration Register (NCR)
  833. Wakeup/Interrupt Status Flag Register (WISR)
  834. Interrupt Request Enable Register (IRER)
  835. Wakeup/Interrupt Falling-Edge Event Enable Register (WIFEER)
  836. Wakeup/Interrupt Pullup Enable Register (WIPUER)
  837. NMI Management
  838. External Wakeups/Interrupts
  840. On-Chip Wakeups
  841. Appendix A
  842. Registers Under Protection
  847. Appendix B
  848. Register Map
  913. C.1 Changes between revisions 6 and 7
  914. C.2 Changes between revisions 5 and 6
  915. C.3 Changes between revisions 4 and 5
  916. C.4 Changes between revisions 3 and 4
  917. C.5 Changes between revisions 2 and 3
  918. C.6 Changes between revisions 1 and 2
  919. C.7 Changes between revisions 0 and 1
NXP Semiconductors MPC5606S Reference Manual Manual pdf 546 page image
Error Correction Status Module (ECSM)MPC5606S Microcontroller Reference Manual, Rev. 7544 Freescale Semiconductor
/ 1344
Related manuals for NXP Semiconductors MPC5602S
NXP Semiconductors MPC5606BK Reference Manual first page preview
NXP Semiconductors MPC5606BK Reference Manual
NXP Semiconductors MPC5566 Reference Manual first page preview
NXP Semiconductors MPC5566 Reference Manual
NXP Semiconductors K32W Reference Manual first page preview
NXP Semiconductors K32W Reference Manual
NXP Semiconductors HCS12 Reference Manual first page preview
NXP Semiconductors HCS12 Reference Manual
NXP Semiconductors MC9S12G Reference Manual first page preview
NXP Semiconductors MC9S12G Reference Manual
NXP Semiconductors K53 Series Reference Manual first page preview
NXP Semiconductors K53 Series Reference Manual
NXP Semiconductors MC9S08PA4 Reference Manual first page preview
NXP Semiconductors MC9S08PA4 Reference Manual
NXP Semiconductors KL25 Series Reference Manual first page preview
NXP Semiconductors KL25 Series Reference Manual
NXP Semiconductors MC9S08LG32 Reference Manual first page preview
NXP Semiconductors MC9S08LG32 Reference Manual
NXP Semiconductors MC9S08SU16 Reference Manual first page preview
NXP Semiconductors MC9S08SU16 Reference Manual
This manual is suitable for:
MPC5602SMPC5604SMPC5606S
Manuals database logo
manualsdatabase
Your AI-powered manual search engine