NXP Semiconductors LPC43 Series User Manual

Contents

NXP Semiconductors LPC43 Series User Manual Manual pdf 422 page image

UM10503 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.User manual Rev. 1.3 — 6 July 2012 422 of 1269NXP Semiconductors UM10503Chapter 20: LPC43xx SD/MMC interface20.6.7 Card Type Register (CTYPE)20.6.8 Block Size Register (BLKSIZ)20.6.9 Byte Count Register (BYTCNT)20.6.10 Interrupt Mask Register (INTMASK)Table 303. Card Type Register (CTYPE, address 0x4000 4018) bit descriptionBit Symbol Description Resetvalue0 CARD_WIDTH0 Indicates if card is 1-bit or 4-bit:0 - 1-bit mode1 - 4-bit mode1 and 4-bit modes only work when 8-bit mode inCARD_WIDTH1 is not enabled (bit 16 in this register isset to 0).015:1 - Reserved -16 CARD_WIDTH1 Indicates if card is 8-bit:0 - Non 8-bit mode1 - 8-bit mode.031:17 - Reserved -Table 304. Block Size Register (BLKSIZ, address 0x4000 401C) bit descriptionBit Symbol Description Reset value15:0 BLOCK_SIZE Block size 0x20031:16 - Reserved -Table 305. Byte Count Register (BYTCNT, address 0x4000 4020) bit descriptionBit Symbol Description Resetvalue31:0 BYTE_COUNT Number of bytes to be transferred; should be integer multipleof Block Size for block transfers. For undefined number of bytetransfers, byte count should be set to 0. When byte count is setto 0, it is responsibility of host to explicitly send stop/abortcommand to terminate data transfer.0x200Table 306. Interrupt Mask Register (INTMASK, address 0x4000 4024) bit descriptionBit Symbol Description Resetvalue0 CDET Card detect. Bits used to mask unwanted interrupts. Valueof 0 masks interrupt; value of 1 enables interrupt.01 RE Response error. Bits used to mask unwanted interrupts.Value of 0 masks interrupt; value of 1 enables interrupt.02 CDONE Command done. Bits used to mask unwanted interrupts.Value of 0 masks interrupt; value of 1 enables interrupt.03 DTO Data transfer over. Bits used to mask unwanted interrupts.Value of 0 masks interrupt; value of 1 enables interrupt.0